BDD Gherkin implementation in native SystemVerilog, based on UVM.
-
Updated
Aug 6, 2024 - SystemVerilog
BDD Gherkin implementation in native SystemVerilog, based on UVM.
VeeR EL2 Core
An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
QKeras: a quantization deep learning library for Tensorflow Keras
High-Performance Binary Neural Networks for MNIST Classification: From Software to ASIC
OpenSource GPU, in Verilog, loosely based on RISC-V ISA
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
Standard Cell Library based Memory Compiler using FF/Latch cells
Implementation of a Ring Oscillator-based Physically Unclonable Function (PUF) in Sky130, with 8 bits of Challenge-Response Pairs (CRP)
bus interface, integrating LFSR’s for streamlined register management. Enabled seamless master-peripheral communication, enhancing system efficiency. Orchestrated comprehensive design stages, yielding a versatile RTL architecture for diverse applications
The computational speed of the dadda multiplier can be enhanced by partitioning the partial products. In process to achieve low power we have considered pass transistor for logical implementation.
A modern hardware definition language and toolchain based on Python
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
RISCV CPU implementation in SystemVerilog
Open Application-Specific Instruction Set processor tools (OpenASIP)
This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
IC implementation of Systolic Array for TPU
Add a description, image, and links to the asic-design topic page so that developers can more easily learn about it.
To associate your repository with the asic-design topic, visit your repo's landing page and select "manage topics."