Skip to content
#

asic-verification

Here are 19 public repositories matching this topic...

I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be …

  • Updated Dec 3, 2023
  • Verilog

Improve this page

Add a description, image, and links to the asic-verification topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the asic-verification topic, visit your repo's landing page and select "manage topics."

Learn more