Verilator open-source SystemVerilog simulator and lint system
-
Updated
Nov 22, 2024 - C++
#
verilator
Here are 141 public repositories matching this topic...
A small, light weight, RISC CPU soft core
-
Updated
Oct 15, 2024 - Verilog
RISC-V CPU Core (RV32IM)
-
Updated
Sep 18, 2021 - Verilog
32-bit Superscalar RISC-V CPU
linux
asic
cpu
fpga
verilog
xilinx
superscalar
in-order
risc-v
branch-prediction
coremark
rv32i
verilator
riscv-linux
rv32im
artix-7
pipelined-processors
-
Updated
Sep 18, 2021 - Verilog
VeeR EH1 core
fpga
processor
riscv
rtl
risc
risc-v
open-source-hardware
fusesoc
verilator
riscv32
western-digital
axi4
ahb-lite
asic-design
veer
-
Updated
May 29, 2023 - SystemVerilog
An abstraction library for interfacing EDA tools
fpga
simulation
vhdl
eda
verilog
xilinx
synthesis
vivado
altera
systemverilog
icestorm
lattice
icarus-verilog
modelsim
ghdl
yosys
verilator
riviera-pro
fossi
spyglass
-
Updated
Nov 22, 2024 - Python
HDL support for VS Code
ctags
vscode
verilog
vivado
systemverilog
icarus-verilog
modelsim
hacktoberfest
verilog-hdl
iverilog
bluespec-systemverilog
verilator
language-server-client
systemverilog-support
svls
-
Updated
Nov 22, 2024 - TypeScript
A simple, basic, formally verified UART controller
-
Updated
Jan 29, 2024 - Verilog
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
cmake
asic
fpga
cpp
verification
rtl
verilog
xilinx
vivado
systemverilog
systemc
unit-tests
hdl
modelsim
uvm
verilator
quartus
testing-rtl
-
Updated
Nov 25, 2019 - SystemVerilog
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
asic
fpga
async
verification
verilog
synthesis
icarus-verilog
fifo
cdc
hdl
verilog-hdl
fifo-queue
fifo-cache
verilator
asic-design
cross-clock-domain
-
Updated
Apr 30, 2024 - Verilog
VeeR EL2 Core
fpga
processor
riscv
rtl
risc-v
open-source-hardware
fusesoc
verilator
riscv32
western-digital
axi4
ahb-lite
asic-design
el2
-
Updated
Nov 22, 2024 - SystemVerilog
SD-Card controller, using either SPI, SDIO, or eMMC interfaces
spi-interface
fpga
verilog
sd-card
sdio
wishbone
verilog-components
verilator
axi
emmc
wishbone-bus
sd-interface
-
Updated
Nov 12, 2024 - Verilog
A utility for Composing FPGA designs from Peripherals
-
Updated
Jan 18, 2024 - C++
A wishbone controlled scope for FPGA's
-
Updated
Jan 12, 2024 - Verilog
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
python
flow
simulator
tdd
simulation
foss
verilog
testcase
tdd-utilities
mit-license
systemverilog
icarus-verilog
gtkwave
verification-methodologies
vcd
verilator
surfer
svut
-
Updated
Oct 22, 2024 - Python
Improve this page
Add a description, image, and links to the verilator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the verilator topic, visit your repo's landing page and select "manage topics."