US20090115060A1 - Integrated circuit device and method - Google Patents

Integrated circuit device and method Download PDF

Info

Publication number
US20090115060A1
US20090115060A1 US11/933,459 US93345907A US2009115060A1 US 20090115060 A1 US20090115060 A1 US 20090115060A1 US 93345907 A US93345907 A US 93345907A US 2009115060 A1 US2009115060 A1 US 2009115060A1
Authority
US
United States
Prior art keywords
integrated circuit
circuit device
gas
layer
insulation layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/933,459
Inventor
Joachim Mahler
Thomas Behrens
Ivan Galesic
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US11/933,459 priority Critical patent/US20090115060A1/en
Priority to DE102008051542A priority patent/DE102008051542A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BEHRENS, THOMAS, GALESIC, IVAN, MAHLER, JOACHIM
Publication of US20090115060A1 publication Critical patent/US20090115060A1/en
Priority to US12/581,573 priority patent/US8187964B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • Semiconductor devices such as integrated circuit (IC) packages, typically include one or more semiconductor devices arranged on a lead frame or carrier.
  • the semiconductor device is attached to the lead frame, typically by an adhesive material or by soldering, and bond wires are attached to bond pads on the semiconductor devices and to lead fingers on the carrier to provide electrical interconnections between the various semiconductor devices and/or between a semiconductor device and the carrier.
  • the device is then encapsulated in a plastic housing, for instance, to provide protection and form a housing from which the leads extend.
  • Such semiconductor packages typically include a semiconductor chip with a metallization layer formed over the chip to provide conductive paths and the conductive landings for the wire bonds, among other things.
  • the metallization layer is often made up of multiple layers, such as copper, nickel-phosphorus, palladium and/or gold layers, for example. Applying the plastic encapsulation material directly over the metallization layer can result in electrical short circuits between different electrical potentials of the metallization layer, corrosion by and under the metallization, insufficient encapsulation compound and adhesive binding (resulting in de-lamination of the encapsulation material), etc.
  • an integrated circuit device includes a semiconductor chip with a metallization layer on the chip.
  • a gas-phase deposited insulation layer is disposed on the metallization layer.
  • this includes an inorganic material.
  • FIG. 1 is a block diagram conceptually illustrating a side view of an integrated circuit device.
  • FIG. 2 is a block diagram conceptually illustrating further aspects of an integrated circuit device.
  • FIGS. 3-5 are block diagrams illustrating various portions of an integrated circuit device.
  • FIG. 1 is a schematic side view conceptually illustrating an integrated circuit device in accordance with embodiments of the present invention.
  • the example integrated circuit device 100 includes a semiconductor device or chip 110 , upon which a metallization layer 112 is deposited.
  • An insulation layer 114 is deposited over the metallization layer, which among other things, protects the metallization 112 .
  • FIG. 2 illustrates further aspects of such an exemplary integrated circuit device 100 , showing an additional layer 116 provided over the insulation layer in accordance with certain embodiments.
  • the chip 110 is shown connected to a chip carrier or lead frame 120 , and a molding material 118 encapsulates the device 100 .
  • the metallization layer 112 may, for example, include multiple layers.
  • the metallization layer 112 includes layers of copper, nickel-phosphorus, palladium and gold in some embodiments, forming a metallization layer having a thickness of more than 10 nm.
  • one purpose of the insulation layer 114 is protection of the metallization layer 112 .
  • the insulation layer 114 is made from a material that can be deposited on the metallization layer 112 in the gas phase, rather than applying the material in the liquid phase as with some known processes.
  • the resulting insulation layer 114 has a thickness ranging from about 10 nm-20 ⁇ m, for example. Embodiments are envisioned wherein the thickness is about 1 ⁇ m, and provide a robust layer for protection of the metallization layer 114 and a surface that promotes adhesion of the molding material 118 or for additional semiconductors mounted on top of the device 100 , as in a chip-on-chip arrangement.
  • FIGS. 3-5 illustrate various aspects of the device 100 .
  • the semiconductor chip 110 has the metallization layer 112 formed thereon.
  • Metallization layer 112 provides, among other things, connection points for wire bonds or other conductors.
  • the metallization layer 112 has trenches 130 that are formed above the chip 110 .
  • the insulation layer 114 is made, for example, from an inorganic or ceramic material deposited on the metallization layer 112 in the gas phase.
  • FIG. 4 conceptually illustrates the deposition of inorganic precursors 140 from the gas phase, using a suitable gas-phase deposition process such as a chemical vapor deposition (CVD) process or a plasma enhanced chemical vapor deposition (PE-CVD) process, resulting in the desired inorganic material for the isolation layer 114 .
  • suitable gas-phase deposition process such as a chemical vapor deposition (CVD) process or a plasma enhanced chemical vapor deposition (PE-CVD) process, resulting in the desired inorganic material for the isolation layer 114 .
  • Suitable inorganic precursors include, for example, Silane or Titanate.
  • FIG. 5 illustrates the gas-phase deposited insulation layer 114 on the metallization layer 112 , including sidewalls 132 and the bottom floor 134 of the trenches 130 .
  • the insulation layer 114 is made of an inorganic material in exemplary embodiments, including silica, silica nitride, CVD diamond, titanium dioxide, or zirconium oxide, for example.
  • the gas-phase deposited layer includes a ceramic material, such as diamond-like carbon (DLC).
  • DLC diamond-like carbon
  • diamond-like carbon refers to any one of the seven forms of amorphous carbon material having an Sp 3 lattice structure, or a modified Sp 3 lattice structure including an Sp 2 lattice portion of carbon bonds, that displays some of the physical properties of natural diamond.
  • the material resulting in the gas-phase deposited insulation layer has a low moisture content, at least reducing the likelihood of short circuits or corrosion on the metallization layer 112 .
  • the insulation layer 114 includes amorphous carbon with further inserted elements, such as silicon, hydrogen and/or oxygen.
  • the added elements can be added in ratio so as to achieve the same, or a similar, coefficient of thermal expansion (CTE) as the chip 110 , which substantially reduces thermal stress.
  • CTE coefficient of thermal expansion
  • such an amorphous inorganic insulation layer, or a ceramic carbon type layer has a temperature stability up to 450-500° C.
  • the insulation layer 114 is made from an organic polymeric material, such as plasma generated polymers like Parylene or Teflon. Such materials prevent or reduce the likelihood of contamination of the metallization layer 114 and also provide electrical insulation. They take up very little moisture and are comparatively elastic, buffering thermomechanical stresses.
  • a locking plasma treatment process in particular with oxygen may be used.
  • a thin (1-10 nm, for example) adhesion-promoting layer (such as the layer 116 illustrated in FIG. 2 ) using a material such as a silane is deposited on the insulation layer 114 from the gas phase.
  • a mask layer can be used to structure the insulation layer 114 , or the insulation layer 114 can be structured using a suitable photolithography process. In further embodiments, a laser ablation process can be used to structure the insulation layer.

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

An integrated circuit device includes a semiconductor chip with a metallization layer on the chip. A gas-phase deposited insulation layer is disposed on the metallization layer.

Description

    BACKGROUND
  • Semiconductor devices, such as integrated circuit (IC) packages, typically include one or more semiconductor devices arranged on a lead frame or carrier. The semiconductor device is attached to the lead frame, typically by an adhesive material or by soldering, and bond wires are attached to bond pads on the semiconductor devices and to lead fingers on the carrier to provide electrical interconnections between the various semiconductor devices and/or between a semiconductor device and the carrier. The device is then encapsulated in a plastic housing, for instance, to provide protection and form a housing from which the leads extend.
  • Such semiconductor packages typically include a semiconductor chip with a metallization layer formed over the chip to provide conductive paths and the conductive landings for the wire bonds, among other things. The metallization layer is often made up of multiple layers, such as copper, nickel-phosphorus, palladium and/or gold layers, for example. Applying the plastic encapsulation material directly over the metallization layer can result in electrical short circuits between different electrical potentials of the metallization layer, corrosion by and under the metallization, insufficient encapsulation compound and adhesive binding (resulting in de-lamination of the encapsulation material), etc.
  • Attempted solutions for such problems have been largely unsatisfactory. For example, a Polyimide coating is sometimes applied on the chip front metallization layer, but this also has disadvantages. For example, the high moisture content of the Polyimides can actually promote corrosion and contamination of the metallization, and the added layer of Polyimide might not provide the desired thermal conductivity. Moreover, the Polyimide material tends to be expensive.
  • For these and other reasons, there is a need for the present invention.
    • SUMMARY
  • In accordance with aspects of the present disclosure, an integrated circuit device includes a semiconductor chip with a metallization layer on the chip. A gas-phase deposited insulation layer is disposed on the metallization layer. In exemplary embodiments, this includes an inorganic material.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Embodiments of the invention are better understood with reference to the following drawings. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
  • FIG. 1 is a block diagram conceptually illustrating a side view of an integrated circuit device.
  • FIG. 2 is a block diagram conceptually illustrating further aspects of an integrated circuit device.
  • FIGS. 3-5 are block diagrams illustrating various portions of an integrated circuit device.
    •  DETAILED DESCRIPTION
  • In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as “top,” “bottom,” “front,” “back,” “leading,” “trailing,” etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments of the present invention can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
  • FIG. 1 is a schematic side view conceptually illustrating an integrated circuit device in accordance with embodiments of the present invention. The example integrated circuit device 100 includes a semiconductor device or chip 110, upon which a metallization layer 112 is deposited. An insulation layer 114 is deposited over the metallization layer, which among other things, protects the metallization 112. FIG. 2 illustrates further aspects of such an exemplary integrated circuit device 100, showing an additional layer 116 provided over the insulation layer in accordance with certain embodiments. The chip 110 is shown connected to a chip carrier or lead frame 120, and a molding material 118 encapsulates the device 100.
  • The metallization layer 112 may, for example, include multiple layers. For instance, the metallization layer 112 includes layers of copper, nickel-phosphorus, palladium and gold in some embodiments, forming a metallization layer having a thickness of more than 10 nm. As noted above, one purpose of the insulation layer 114 is protection of the metallization layer 112. However, if the material deposited to form the insulation layer 114 has a high moisture content, it can result in corrosion of the metallization layer 112 and can cause short circuits between areas of the metallization layer having different electrical potentials. Thus, the insulation layer 114 is made from a material that can be deposited on the metallization layer 112 in the gas phase, rather than applying the material in the liquid phase as with some known processes. The resulting insulation layer 114 has a thickness ranging from about 10 nm-20 μm, for example. Embodiments are envisioned wherein the thickness is about 1 μm, and provide a robust layer for protection of the metallization layer 114 and a surface that promotes adhesion of the molding material 118 or for additional semiconductors mounted on top of the device 100, as in a chip-on-chip arrangement.
  • FIGS. 3-5 illustrate various aspects of the device 100. As shown in FIG. 3, the semiconductor chip 110 has the metallization layer 112 formed thereon. Metallization layer 112 provides, among other things, connection points for wire bonds or other conductors. In the illustrated embodiment, the metallization layer 112 has trenches 130 that are formed above the chip 110.
  • The insulation layer 114 is made, for example, from an inorganic or ceramic material deposited on the metallization layer 112 in the gas phase. FIG. 4 conceptually illustrates the deposition of inorganic precursors 140 from the gas phase, using a suitable gas-phase deposition process such as a chemical vapor deposition (CVD) process or a plasma enhanced chemical vapor deposition (PE-CVD) process, resulting in the desired inorganic material for the isolation layer 114. Suitable inorganic precursors include, for example, Silane or Titanate.
  • FIG. 5 illustrates the gas-phase deposited insulation layer 114 on the metallization layer 112, including sidewalls 132 and the bottom floor 134 of the trenches 130. As noted above, the insulation layer 114 is made of an inorganic material in exemplary embodiments, including silica, silica nitride, CVD diamond, titanium dioxide, or zirconium oxide, for example. In further embodiments, the gas-phase deposited layer includes a ceramic material, such as diamond-like carbon (DLC). Generally, the term diamond-like carbon (DLC) refers to any one of the seven forms of amorphous carbon material having an Sp3 lattice structure, or a modified Sp3 lattice structure including an Sp2 lattice portion of carbon bonds, that displays some of the physical properties of natural diamond. The material resulting in the gas-phase deposited insulation layer has a low moisture content, at least reducing the likelihood of short circuits or corrosion on the metallization layer 112.
  • In still further embodiments, the insulation layer 114 includes amorphous carbon with further inserted elements, such as silicon, hydrogen and/or oxygen. The added elements can be added in ratio so as to achieve the same, or a similar, coefficient of thermal expansion (CTE) as the chip 110, which substantially reduces thermal stress. Moreover, such an amorphous inorganic insulation layer, or a ceramic carbon type layer has a temperature stability up to 450-500° C.
  • In other embodiments, the insulation layer 114 is made from an organic polymeric material, such as plasma generated polymers like Parylene or Teflon. Such materials prevent or reduce the likelihood of contamination of the metallization layer 114 and also provide electrical insulation. They take up very little moisture and are comparatively elastic, buffering thermomechanical stresses.
  • To improve the adhesion of the molding compound 118 or other adhesives on such polymer layers, a locking plasma treatment process, in particular with oxygen may be used. In other implementations, a thin (1-10 nm, for example) adhesion-promoting layer (such as the layer 116 illustrated in FIG. 2) using a material such as a silane is deposited on the insulation layer 114 from the gas phase.
  • A mask layer can be used to structure the insulation layer 114, or the insulation layer 114 can be structured using a suitable photolithography process. In further embodiments, a laser ablation process can be used to structure the insulation layer.
  • Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

Claims (23)

1. An integrated circuit device, comprising:
a semiconductor chip;
a metallization layer on the chip; and
a gas-phase deposited insulation layer disposed on the metallization layer.
2. The integrated circuit device of claim 1, wherein the gas-phase deposited insulation layer is thinner than 20 μm.
3. The integrated circuit device of claim 1, wherein the metallization layer has a thickness of more than 10 nm.
4. The integrated circuit device of claim 1, wherein the metallization layer includes at least one of copper, gold and palladium.
5. The integrated circuit device of claim 1, wherein the metallization layer includes a plurality of layers.
6. The integrated circuit device of claim 1, further comprising an encapsulation material deposited over the gas-phase deposited insulation layer.
7. The integrated circuit device of claim 1, wherein the gas-phase deposited layer includes an inorganic material.
8. The integrated circuit device of claim 1, wherein the gas-phase deposited layer includes a ceramic material.
9. The integrated circuit device of claim 1, wherein the gas-phase deposited layer includes at least one of silica, silica nitride, CVD diamond, titanium dioxide, zirconium oxide, diamond-like carbon (DLC), amorphous carbon, parylene, and/or teflon.
10. The integrated circuit device of claim 1, wherein the gas-phase deposited layer includes an organic polymeric material, and further comprising an adhesion-promoting layer over the insulation layer.
11. The integrated circuit device of claim 1, wherein the metallization layer includes a trench including sidewalls and a floor, and wherein the gas-phase deposited insulation layer covers the sidewalls and the floor of the trench.
12. A method for producing an integrated circuit device, comprising:
providing a semiconductor chip;
applying a metallization layer to the semiconductor chip;
applying an insulation layer over the metallization layer by a gas-phase deposition.
13. The method of claim 12, wherein applying the insulation layer includes depositing an inorganic precursor.
14. The method of claim 12, further comprising structuring the insulation layer.
15. The method of claim 14, wherein structuring the insulation layer includes depositing a mask layer.
16. The method of claim 14, wherein structuring the insulation layer includes a photolithographic process.
17. The method of claim 14, wherein structuring the insulation layer includes laser ablation.
18. The method of claim 12, further comprising encapsulating the integrated circuit device.
19. The method of claim 12, wherein the gas-phase deposition includes a chemical vapor deposition (CVD) process.
20. The method of claim 12, wherein the gas-phase deposition includes a plasma enhanced chemical vapor deposition (PE-CVD) process.
21. The method of claim 12, further comprising applying an adhesion promoting layer over the insulation layer.
22. The method of claim 21, wherein applying the adhesion promoting layer includes a gas phase deposition of silane.
23. An integrated circuit device, comprising:
a semiconductor chip;
a metallization layer on the chip; and
means disposed on the metallization layer for insulating the metallization layer.
US11/933,459 2007-11-01 2007-11-01 Integrated circuit device and method Abandoned US20090115060A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US11/933,459 US20090115060A1 (en) 2007-11-01 2007-11-01 Integrated circuit device and method
DE102008051542A DE102008051542A1 (en) 2007-11-01 2008-10-14 Integrated circuit device and method
US12/581,573 US8187964B2 (en) 2007-11-01 2009-10-19 Integrated circuit device and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/933,459 US20090115060A1 (en) 2007-11-01 2007-11-01 Integrated circuit device and method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/581,573 Division US8187964B2 (en) 2007-11-01 2009-10-19 Integrated circuit device and method

Publications (1)

Publication Number Publication Date
US20090115060A1 true US20090115060A1 (en) 2009-05-07

Family

ID=40530798

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/933,459 Abandoned US20090115060A1 (en) 2007-11-01 2007-11-01 Integrated circuit device and method
US12/581,573 Expired - Fee Related US8187964B2 (en) 2007-11-01 2009-10-19 Integrated circuit device and method

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/581,573 Expired - Fee Related US8187964B2 (en) 2007-11-01 2009-10-19 Integrated circuit device and method

Country Status (2)

Country Link
US (2) US20090115060A1 (en)
DE (1) DE102008051542A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210335610A1 (en) * 2020-04-27 2021-10-28 Kioxia Corporation Method for producing semiconductor device

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9953952B2 (en) * 2008-08-20 2018-04-24 Infineon Technologies Ag Semiconductor device having a sealant layer including carbon directly contact the chip and the carrier
DE102019101061B4 (en) 2019-01-16 2022-02-17 Infineon Technologies Ag METHOD OF FORMING CONTACT STRUCTURE, METHOD OF FORMING CHIP PACKAGE AND CHIP PACKAGE

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010003379A1 (en) * 1997-12-31 2001-06-14 Won Cheul Seo Semiconductor device and method of fabricating the same
US20060051602A1 (en) * 2004-07-07 2006-03-09 General Electric Company Coating structure and method

Family Cites Families (123)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1502828A (en) 1976-05-10 1978-03-01 Ferranti Ltd Lasers
US4111775A (en) * 1977-07-08 1978-09-05 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Multilevel metallization method for fabricating a metal oxide semiconductor device
US4168330A (en) * 1977-10-13 1979-09-18 Rca Corporation Method of depositing a silicon oxide layer
DE2818624C2 (en) 1978-04-27 1987-03-12 Roederstein Spezialfabriken für Bauelemente der Elektronik und Kondensatoren der Starkstromtechnik GmbH, 8300 Landshut Process for producing an electrical capacitor
DE2829779A1 (en) 1978-07-06 1980-01-17 Wilhelm Dr Bruenger Selectively absorbent interference layer for solar energy converter - using layer of silica contg. gold particles reducing reflection of solar rays
US4293587A (en) * 1978-11-09 1981-10-06 Zilog, Inc. Low resistance backside preparation for semiconductor integrated circuit chips
JPS5651354A (en) 1979-10-03 1981-05-08 Teijin Ltd Laminate
JPS5848359B2 (en) 1981-03-06 1983-10-27 亨 真志田 decorative base
US4446194A (en) * 1982-06-21 1984-05-01 Motorola, Inc. Dual layer passivation
US4673248A (en) * 1983-04-11 1987-06-16 Nippon Soken, Inc. Reflecting mirror for an automobile
US4587710A (en) * 1984-06-15 1986-05-13 Gould Inc. Method of fabricating a Schottky barrier field effect transistor
US4751196A (en) * 1985-04-01 1988-06-14 Motorola Inc. High voltage thin film transistor on PLZT and method of manufacture thereof
KR870000750A (en) 1985-06-14 1987-02-20 이마드 마하윌리 How to chemically vapor coat a silicon dioxide film
GB2181456B (en) 1985-10-07 1989-10-25 Gen Electric Depositing metal films on dielectric substrates
JPS6283140A (en) 1985-10-08 1987-04-16 東レ株式会社 Laminated film and safety glsss using said film
JPS62197721A (en) 1986-02-25 1987-09-01 Omron Tateisi Electronics Co Color identifying element
FR2599359B1 (en) 1986-05-27 1988-07-29 Europ Composants Electron HIGH PERMITTIVITY CERAMIC COMPOSITIONS
DE3815569A1 (en) 1987-05-07 1988-12-29 Intel Corp Method for the selective deposition of a conductive material in the fabrication of integrated circuits
JPS63300437A (en) 1987-05-29 1988-12-07 Matsushita Electric Ind Co Ltd Thin optical film
JPS6431998A (en) 1987-07-27 1989-02-02 Nippon Steel Corp Zinc-iron-type composite electroplated steel sheet excellent in adhesive strength at low temperature and its production
US4916014A (en) * 1987-10-30 1990-04-10 Paul Weber I.R. reflecting paint
US4914742A (en) * 1987-12-07 1990-04-03 Honeywell Inc. Thin film orthogonal microsensor for air flow and method
US4933090A (en) * 1987-12-23 1990-06-12 Calgon Corporation Method for controlling silica/silicate deposition in aqueous systems using phosphonates and carboxylic/sulfonic polymers
SU1534018A1 (en) 1988-03-03 1990-01-07 Белорусский технологический институт им.С.М.Кирова Frit for enamel coating on steel
JPH01273001A (en) * 1988-04-25 1989-10-31 Olympus Optical Co Ltd Antireflection film of optical parts made of synthetic resin
JPH025217A (en) 1988-06-23 1990-01-10 Sharp Corp Thin film magnetic head chip
JP2726455B2 (en) * 1988-11-16 1998-03-11 東芝シリコーン株式会社 Room temperature curable composition
SU1620427A1 (en) 1989-02-27 1991-01-15 Белорусский технологический институт им.С.М.Кирова Glass for glass-fibre cement
JP2707725B2 (en) 1989-06-05 1998-02-04 日本電気株式会社 Optical memory
JPH0361080A (en) 1989-07-31 1991-03-15 Toshiba Corp Information recording medium
DD289369A5 (en) 1989-11-27 1991-04-25 Zi F. Festkoerperphysik U. Werkstofforschung Der Adw,De HIGH TEMPERATURE SUPERCONDUCTOR
JPH03189654A (en) 1989-12-19 1991-08-19 Citizen Watch Co Ltd Electrophotographic sensitive body
JPH0423308A (en) 1990-05-14 1992-01-27 Mitsubishi Materials Corp Ceramic capacitor
JPH0453904A (en) 1990-06-21 1992-02-21 Kobe Steel Ltd Mirror
JPH04233240A (en) 1990-07-11 1992-08-21 Siemens Ag Method for manufacture of metallized part on semiconductor material
JPH0477525A (en) 1990-07-13 1992-03-11 Toshiba Silicone Co Ltd Polyether copolymer, its production and composition containing the same copolymer
JPH0476834A (en) 1990-07-18 1992-03-11 Sharp Corp Optical memory disk
JPH04134644A (en) 1990-09-25 1992-05-08 Matsushita Electric Ind Co Ltd Optical information recording member
FR2670506B1 (en) 1990-12-17 1993-02-19 Air Liquide PROCESS FOR DEPOSITING A SILICON OXIDE LAYER BOUND TO A POLYOLEFIN SUBSTRATE.
JP2533000B2 (en) 1991-01-30 1996-09-11 新日本製鐵株式会社 Highly corrosion resistant surface treated steel sheet
JP3343251B2 (en) 1991-04-26 2002-11-11 クイックロジック・コーポレイション Programmable interconnect structure, programmable integrated circuit and method of manufacturing the same
JPH04342487A (en) 1991-05-20 1992-11-27 Sumitomo Electric Ind Ltd Production of substrate for superconducting microwave part
EP0584410A1 (en) 1991-07-05 1994-03-02 Conductus, Inc. Superconducting electronic structures and methods of preparing same
US5153986A (en) 1991-07-17 1992-10-13 International Business Machines Method for fabricating metal core layers for a multi-layer circuit board
GB2258341B (en) 1991-07-17 1996-01-17 Lsi Logic Europ Improved bonding wire
FR2682486B1 (en) 1991-10-15 1993-11-12 Commissariat A Energie Atomique INTERFERENTIAL DIELECTRIC MIRROR AND METHOD FOR MANUFACTURING SUCH A MIRROR.
JPH06251874A (en) * 1993-02-24 1994-09-09 Nec Kansai Ltd Electroluminescent light and its manufacture
US5472902A (en) * 1994-03-21 1995-12-05 United Microelectronics Corp. Silicon-on-insulator isolation technology using liquid phase deposition
US5627106A (en) * 1994-05-06 1997-05-06 United Microelectronics Corporation Trench method for three dimensional chip connecting during IC fabrication
JP3152859B2 (en) * 1994-09-16 2001-04-03 株式会社東芝 Method for manufacturing semiconductor device
JPH0888104A (en) 1994-09-20 1996-04-02 Taiyo Yuden Co Ltd Chip-shaped electronic component and its manufacture
FR2728559B1 (en) * 1994-12-23 1997-01-31 Saint Gobain Vitrage GLASS SUBSTRATES COATED WITH A STACK OF THIN LAYERS WITH INFRARED REFLECTION PROPERTIES AND / OR IN THE FIELD OF SOLAR RADIATION
JP3281209B2 (en) 1995-01-30 2002-05-13 株式会社東芝 Method for manufacturing semiconductor device
US5805254A (en) 1995-10-12 1998-09-08 Canon Kabushiki Kaisha Liquid crystal device and process for production thereof having plural insulating layers
US5773197A (en) * 1996-10-28 1998-06-30 International Business Machines Corporation Integrated circuit device and process for its manufacture
US6030706A (en) 1996-11-08 2000-02-29 Texas Instruments Incorporated Integrated circuit insulator and method
US5691240A (en) * 1996-11-20 1997-11-25 Mosel Vitelic Inc. Method for forming blanket planarization of the multilevel interconnection
US5824578A (en) * 1996-12-12 1998-10-20 Mosel Vitelic Inc. Method of making a CMOS transistor using liquid phase deposition
US6054769A (en) * 1997-01-17 2000-04-25 Texas Instruments Incorporated Low capacitance interconnect structures in integrated circuits having an adhesion and protective overlayer for low dielectric materials
US6011291A (en) * 1997-02-21 2000-01-04 The United States Of America As Represented By The Secretary Of The Navy Video display with integrated control circuitry formed on a dielectric substrate
JP4076245B2 (en) 1997-04-11 2008-04-16 株式会社アルバック Low dielectric constant insulating film, method for forming the same, and interlayer insulating film
DE19715806A1 (en) 1997-04-16 1998-10-22 Leybold Materials Gmbh Process for the production of a sputtering target based on zinc sulfide and the sputtering target itself
RU2117070C1 (en) 1997-07-17 1998-08-10 Институт проблем технологии микроэлектроники и особочистых материалов РАН Shf-plasma deposition of dielectric films on metal surfaces
DE19733391C2 (en) * 1997-08-01 2001-08-16 Siemens Ag Structuring process
SE9704136D0 (en) 1997-11-12 1997-11-12 Abb Research Ltd A method for producing an insulating layer on top of a semiconductor layer and a semiconductor device having an insulating layer
JP3189780B2 (en) 1998-03-24 2001-07-16 日本電気株式会社 Apparatus and method for manufacturing semiconductor device
WO1999057330A1 (en) 1998-05-01 1999-11-11 Desu Seshu B Oxide/organic polymer multilayer thin films deposited by chemical vapor deposition
TW447047B (en) 1998-07-09 2001-07-21 Taiwan Semiconductor Mfg Method for improving temperature uniformity of a wafer during a rapid thermal annealing
US6130472A (en) * 1998-07-24 2000-10-10 International Business Machines Corporation Moisture and ion barrier for protection of devices and interconnect structures
JP2000154349A (en) 1998-11-20 2000-06-06 Japan Energy Corp Coating composition and metal material coated with the same
JP3472502B2 (en) 1999-02-17 2003-12-02 ホシデン株式会社 Semiconductor electret condenser microphone
US6821571B2 (en) 1999-06-18 2004-11-23 Applied Materials Inc. Plasma treatment to enhance adhesion and to minimize oxidation of carbon-containing layers
DE19931366A1 (en) * 1999-07-07 2001-02-01 T E M Gmbh Flat assembly for the electrical generation of a plasma in air
US20010051420A1 (en) 2000-01-19 2001-12-13 Besser Paul R. Dielectric formation to seal porosity of low dielectic constant (low k) materials after etch
US6677047B2 (en) 2000-02-04 2004-01-13 Shin-Etsu Chemical Co., Ltd. Coating composition, coating method, and coated article
WO2001094662A1 (en) 2000-06-07 2001-12-13 Commissariat A L'energie Atomique Method for preparing a coating on a substrate by ald process using a deuterized reactant
FR2819635B1 (en) 2001-01-18 2004-01-23 St Microelectronics Sa METHOD FOR MANUFACTURING INTERCONNECTION NETWORKS
US20020163062A1 (en) * 2001-02-26 2002-11-07 International Business Machines Corporation Multiple material stacks with a stress relief layer between a metal structure and a passivation layer
JP2004526318A (en) 2001-03-23 2004-08-26 ダウ・コーニング・コーポレイション Method for producing hydrogenated silicon oxycarbide membrane
US6716770B2 (en) 2001-05-23 2004-04-06 Air Products And Chemicals, Inc. Low dielectric constant material and method of processing by CVD
DE60118380T2 (en) * 2001-06-08 2006-12-21 Good Earth Chemicals Private Limited NEW POROUS SWEAT SWAMP IRON COMPOUNDS, METHOD FOR THE PRODUCTION THEREOF AND METHOD FOR DISSOLVING NATURAL GAS WITH THE CONNECTION
JP4165054B2 (en) 2001-10-26 2008-10-15 サンケン電気株式会社 Current detection device
US20030098489A1 (en) * 2001-11-29 2003-05-29 International Business Machines Corporation High temperature processing compatible metal gate electrode for pFETS and methods for fabrication
GR1004106B (en) * 2002-01-24 2003-01-13 Εκεφε "Δημοκριτος" Ινστιτουτο Μικροηλεκτρονικης Low power silicon thermal sensors and microfluidic devices based on the use of porous silicon sealed air cavity technology or microchannel technology
TW513821B (en) * 2002-02-01 2002-12-11 Hsiu-Hen Chang Electrode structure of LED and manufacturing the same
TWI256688B (en) * 2002-02-01 2006-06-11 Grand Plastic Technology Corp Method for wet etching of high k thin film at low temperature
JP2003247062A (en) 2002-02-26 2003-09-05 Sony Corp Method and apparatus for depositing thin film
DE10227663A1 (en) 2002-06-20 2004-01-15 Infineon Technologies Ag Process for sealing porous materials in chip manufacture and connections therefor
DE10238024B4 (en) * 2002-08-20 2007-03-08 Infineon Technologies Ag Method for integrating air as a dielectric in semiconductor devices
TW591972B (en) 2002-11-22 2004-06-11 Wintek Corp Anti-punch-through structure of inorganic EL device
JP3918933B2 (en) * 2002-12-06 2007-05-23 Ｊｓｒ株式会社 Chemical mechanical polishing stopper, manufacturing method thereof, and chemical mechanical polishing method
KR100495488B1 (en) * 2002-12-07 2005-06-16 엘지마이크론 주식회사 Rear plate for plasma display panel
FR2849267B1 (en) 2002-12-20 2005-03-25 St Microelectronics Sa MANUFACTURE OF A HIGH CAPACITOR CAPACITOR
US7175786B2 (en) * 2003-02-05 2007-02-13 3M Innovative Properties Co. Methods of making Al2O3-SiO2 ceramics
WO2004071542A1 (en) * 2003-02-14 2004-08-26 The North West London Hospitals Nhs Trust Bioactive material for use in stimulating vascularization
KR100522135B1 (en) * 2003-04-02 2005-10-18 한국과학기술연구원 Low dielectric constant, low temperature fired ceramics
US20040262683A1 (en) * 2003-06-27 2004-12-30 Bohr Mark T. PMOS transistor strain optimization with raised junction regions
US20070009767A1 (en) * 2003-07-31 2007-01-11 Yoshihiko Minachi Ferrite magnetic material and method for producing hexagonal w type ferrite magnetic material
CN1585571A (en) 2003-08-20 2005-02-23 胜华科技股份有限公司 Shocking-reducing and silencing structure of inorganic electroluminescent assembly
DE10339455B3 (en) * 2003-08-27 2005-05-04 Infineon Technologies Ag Vertical semiconductor device having a field electrode drift zone and method for making such a drift zone
DE10340202A1 (en) 2003-08-28 2005-04-14 IHP GmbH - Innovations for High Performance Microelectronics/Institut für innovative Mikroelektronik Manufacturing Method for Semiconductor Device with Praseodymium Oxide Dielectric
DE10344389A1 (en) * 2003-09-25 2005-05-19 Infineon Technologies Ag Method for producing a multifunctional dielectric layer on a substrate
CN100568457C (en) * 2003-10-02 2009-12-09 株式会社半导体能源研究所 The manufacture method of semiconductor device
US6946403B2 (en) * 2003-10-28 2005-09-20 Axcelis Technologies, Inc. Method of making a MEMS electrostatic chuck
EP1709099A2 (en) 2004-01-27 2006-10-11 Ciba Specialty Chemicals Holding Inc. Thermally stable cationic photocurable compositions
DE102004008442A1 (en) 2004-02-19 2005-09-15 Degussa Ag Silicon compounds for the production of SIO2-containing insulating layers on chips
GB0405325D0 (en) * 2004-03-10 2004-04-21 Koninkl Philips Electronics Nv Trench-gate transistors and their manufacture
CN1315155C (en) 2004-03-19 2007-05-09 中国科学院上海微系统与信息技术研究所 Upper silicon structure of insulation layer and its prepn. method
JP2005268576A (en) 2004-03-19 2005-09-29 Kawasaki Microelectronics Kk Film formation method of capacitance insulating film
JP3946200B2 (en) 2004-03-19 2007-07-18 日本メクトロン株式会社 Electronic component mounting method
FR2869897B1 (en) 2004-05-10 2006-10-27 Saint Gobain PHOTOCATALYTIC COATING SUBSTRATE
US20060009036A1 (en) 2004-07-12 2006-01-12 Bacher Rudolph J High thermal cycle conductor system
DE102005001997A1 (en) * 2005-01-17 2006-07-20 Merck Patent Gmbh Effect pigments with colour flop comprising SiO2 laminars coated with metal oxides, useful in e.g. cosmetics and coating for pharmaceuticals, has colour flop extending through all four quadrants of a,b-colour coordinate system
US7158364B2 (en) * 2005-03-01 2007-01-02 Tdk Corporation Multilayer ceramic capacitor and method of producing the same
US7074664B1 (en) * 2005-03-29 2006-07-11 Freescale Semiconductor, Inc. Dual metal gate electrode semiconductor fabrication process and structure thereof
JP4178328B2 (en) * 2005-04-25 2008-11-12 株式会社村田製作所 Boundary acoustic wave device
BRPI0504155A (en) * 2005-05-25 2007-01-23 Rodolfo Dafico Bernar Oliveira manufacturing process of extruded or compression molded artifacts of natural alumina silicates and alkaline aggregates with short cure time and high thermal efficiency
CN100514641C (en) 2005-05-30 2009-07-15 黑龙江八达通用微电子有限公司 Structure and manufacture of network thin-film IC with transverse venting diode
JP4648099B2 (en) * 2005-06-07 2011-03-09 信越化学工業株式会社 Silicone resin composition for die bonding
US20080303121A1 (en) * 2005-06-07 2008-12-11 University Of Florida Research Foundation, Inc. Integrated Electronic Circuitry and Heat Sink
ITMI20051295A1 (en) * 2005-07-08 2007-01-09 Eni Spa PROCESS TO IMPROVE QUALITIES AS HYDROCARBED HYDROCARBONIC MIXTURE FUEL
WO2007013761A1 (en) * 2005-07-25 2007-02-01 Posco Pre-sealed steel sheet with improved anti- corrosion and weldability and preparing method thereof
US7161795B1 (en) * 2005-09-26 2007-01-09 Ferro Corporation COG dielectric composition for use with copper electrodes

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010003379A1 (en) * 1997-12-31 2001-06-14 Won Cheul Seo Semiconductor device and method of fabricating the same
US20060051602A1 (en) * 2004-07-07 2006-03-09 General Electric Company Coating structure and method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210335610A1 (en) * 2020-04-27 2021-10-28 Kioxia Corporation Method for producing semiconductor device
US11935750B2 (en) * 2020-04-27 2024-03-19 Kioxia Corporation Method for producing semiconductor device

Also Published As

Publication number Publication date
US20100099223A1 (en) 2010-04-22
DE102008051542A1 (en) 2009-05-14
US8187964B2 (en) 2012-05-29

Similar Documents

Publication Publication Date Title
US9530754B2 (en) Chip package and chip assembly
JP5732884B2 (en) Semiconductor device, manufacturing method thereof, and power supply device
US6368899B1 (en) Electronic device packaging
KR20020002446A (en) Semiconductor device protective overcoat with enhanced adhesion to polymeric materials and method of fabrication
US7982309B2 (en) Integrated circuit including gas phase deposited packaging material
US8178957B2 (en) Electronic component device, and method of manufacturing the same
WO2004061959A1 (en) Packaged ic using insulated wire
US8765531B2 (en) Method for manufacturing a metal pad structure of a die, a method for manufacturing a bond pad of a chip, a die arrangement and a chip arrangement
US9953952B2 (en) Semiconductor device having a sealant layer including carbon directly contact the chip and the carrier
US7745916B2 (en) Module comprising polymer-containing electrical connecting element
US8227916B2 (en) Package structure and method for reducing dielectric layer delamination
KR100879191B1 (en) Semiconductor package and fabricating method thereof
US20070031697A1 (en) Copper-metallized integrated circuits having electroless thick copper bond pads
US8187964B2 (en) Integrated circuit device and method
US7662726B2 (en) Integrated circuit device having a gas-phase deposited insulation layer
US20080265444A1 (en) Thin-film aluminum nitride encapsulant for metallic structures on integrated circuits and method of forming same
US20100301467A1 (en) Wirebond structures
TWI780576B (en) Semiconductor device with cladding wire and method of making the same
EP0661742B1 (en) Method of passivating an integrated circuit
US20060170087A1 (en) Semiconductor device
JPS63293930A (en) Electrode in semiconductor device
TWI592063B (en) Circuit structure and method of manufacture
JP2018206896A (en) Compound semiconductor integrated circuit and manufacture method thereof
JP2727605B2 (en) Semiconductor device and manufacturing method thereof
JP2000232100A (en) Semiconductor device and its manufacture

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAHLER, JOACHIM;BEHRENS, THOMAS;GALESIC, IVAN;REEL/FRAME:022526/0142

Effective date: 20090403

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION