Skip to content
View mingfeii's full-sized avatar
0 followers · 16 following
Block or Report

Block or report mingfeii

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@nekrasov-d
Dmitriy Nekrasov nekrasov-d
FPGA design/verification | RTL-level ASIC | DSP | Digital communications | Audio processing

Moscow, Russia

@chipsalliance
CHIPS Alliance chipsalliance
Common Hardware for Interfaces, Processors and Systems
@WangXuan95
Dr.W.X WangXuan95
PhD in Computer Sci&Tech, interested in FPGA, data compression, and analog circuit.

USTC Hefei, China

@dawsonjon
dawsonjon
@Xilinx
Xilinx Xilinx
GitHub.Com/Xilinx/

San Jose, CA

@suisuisi
SUISUISI suisuisi
THINKING
@litex-hub
LiteX-Hub litex-hub
LiteX Hub - Collaborative FPGA projects around LiteX
@vinodpa
Vinod PA vinodpa
@enjoy-digital
enjoy-digital

EnjoyDigital France

@mmxsrup
Yuichi Sugiyama mmxsrup
A programmer

Tokyo, Japan

@hamsternz
Mike Field hamsternz

Hamsterworks Chirstchurch, New Zealand

@dillonhuff
dillonhuff
@hellgate202
Leonid Ivanov hellgate202
FPGA engineer. Specialized in Ethernet and video processing

Russian Federation, Saint-Petersburg

@nandland
nandland
FPGA, VHDL, Verilog
@alexforencich
Alex Forencich alexforencich

UC San Diego La Jolla, CA

@elvirbrk
Elvir Brkić elvirbrk

Sarajevo