Bandyopadhyay et al., 2006 - Google Patents

Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 decades

Bandyopadhyay et al., 2006

Document ID
7124526566292675246
Author
Bandyopadhyay A
Serrano G
Hasler P
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

This paper describes a new predictive algorithm that can be used for programming large arrays of analog computational memory elements within 0.2% of accuracy for 3.5 decades of currents. The average number of pulses required are 7-8 (20 mus each). This algorithm uses …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/112—Read-only memory structures [ROM] and multistep manufacturing processes therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors

Similar Documents

Publication Publication Date Title
Bandyopadhyay et al. Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 decades
US5914894A (en) Method for implementing a learning function
US5055897A (en) Semiconductor cell for neural network and the like
Srinivasan et al. A precision CMOS amplifier using floating-gate transistors for offset cancellation
JP2860308B2 (en) Method for adjusting threshold of MOS integrated circuit
US5627392A (en) Semiconductor structure for long term learning
Frohman-Bentchkowsky A fully decoded 2048-bit electrically programmable FAMOS read-only memory
US6664909B1 (en) Method and apparatus for trimming high-resolution digital-to-analog converter
US7245536B1 (en) Precision non-volatile CMOS reference circuit
Huang et al. Rail-to-rail, linear hot-electron injection programming of floating-gate voltage bias generators at 13-bit resolution
TWI753492B (en) Testing circuitry and methods for analog neural memory in artificial neural network
US20210142156A1 (en) Precise Programming Method And Apparatus For Analog Neural Memory In An Artificial Neural Network
De Wit et al. A low-power 12-b analog-to-digital converter with on-chip precision trimming
TW202326740A (en) Testing circuitry and methods for analog neural memory in artificial neural network
Serrano et al. Automatic rapid programming of large arrays of floating-gate elements
Maliuk et al. An experimentation platform for on-chip integration of analog neural networks: A pathway to trusted and robust analog/RF ICs
Rumberg et al. A floating-gate memory cell for continuous-time programming
Basu et al. A fully integrated architecture for fast and accurate programming of floating gates over six decades of current
Bandyopadhyay et al. Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method
TWI820532B (en) Digital output mechanisms for analog neural memory in a deep learning artificial neural network
Srinivasan et al. Floating-gates transistors for precision analog circuit design: an overview
US7149123B2 (en) Non-volatile CMOS reference circuit
Harrison et al. Floating-gate CMOS analog memory cell array
Millard et al. Calibration and matching of floating gate devices
Zhou et al. A 7-transistor-per-cell, high-density analog storage array with 500µV update accuracy and greater than 60dB linearity