Zhou et al., 2014 - Google Patents
A 7-transistor-per-cell, high-density analog storage array with 500µV update accuracy and greater than 60dB linearityZhou et al., 2014
View PDF- Document ID
- 16220024317099560748
- Author
- Zhou L
- Chakrabartty S
- Publication year
- Publication venue
- 2014 IEEE International Symposium on Circuits and Systems (ISCAS)
External Links
Snippet
While floating-gate transistors are attractive as a compact non-volatile storage of analog and neural network parameters, precise and fast adaptation of the stored parameters through digital command and control is a challenge. In this paper we present the design of a high …
- 230000005641 tunneling 0 abstract description 38
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kim et al. | Integrated floating-gate programming environment for system-level ICs | |
US7324380B2 (en) | Method for trimming the temperature coefficient of a floating gate voltage reference | |
Huang et al. | Rail-to-rail, linear hot-electron injection programming of floating-gate voltage bias generators at 13-bit resolution | |
Bandyopadhyay et al. | Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 decades | |
US8102718B2 (en) | Method for programming a floating gate | |
Rumberg et al. | A floating-gate memory cell for continuous-time programming | |
US10134472B1 (en) | Floating gate architecture for deep neural network application | |
EP1588377B1 (en) | Differential dual floating gate circuit and method for programming | |
US7313018B2 (en) | Methods and apparatus for a non-volatile memory device with reduced program disturb | |
Lu et al. | A floating-gate analog memory with bidirectional sigmoid updates in a standard digital process | |
WO2013081991A1 (en) | Temperature compensation method for high-density floating-gate memory | |
Zhou et al. | A 7-transistor-per-cell, high-density analog storage array with 500µV update accuracy and greater than 60dB linearity | |
JP6506968B2 (en) | Voltage detector | |
US9679654B2 (en) | Continuous-time floating gate memory cell programming | |
JP3569728B2 (en) | Nonvolatile semiconductor memory device | |
Bandyopadhyay et al. | Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method | |
US20050219916A1 (en) | Non-volatile CMOS reference circuit | |
Harrison et al. | Floating-gate CMOS analog memory cell array | |
US20040145945A1 (en) | Tunnel device level shift circuit | |
Navidi | Integrated circuits for programming flash memories in portable applications | |
CN100407576C (en) | Analog floating gate voltage sense during dual conduction programming | |
EP1588374B1 (en) | Floating gate analog voltage feedback circuit | |
US20040160823A1 (en) | Differential floating gate circuit and method for programming | |
Navidi et al. | Below-ground injection of floating-gate transistors for programmable analog circuits | |
US7233521B1 (en) | Apparatus and method for storing analog information in EEPROM memory |