Harrison et al., 1998 - Google Patents
Floating-gate CMOS analog memory cell arrayHarrison et al., 1998
View PDF- Document ID
- 2778954287753918213
- Author
- Harrison R
- Hasler P
- Minch B
- Publication year
- Publication venue
- ISCAS'98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No. 98CH36187)
External Links
Snippet
The complexity of analog VLSI systems is often limited by the number of pins on a chip rather than by the die area. Currently, many analog parameters and biases are stored off chip. Moving parameter storage on chip could save pins and allow us to create complex …
- 230000005641 tunneling 0 abstract description 24
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
- H01L27/112—Read-only memory structures [ROM] and multistep manufacturing processes therefor
- H01L27/115—Electrically programmable read-only memories; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
- G11C16/045—Floating gate memory cells with both P and N channel memory transistors, usually sharing a common floating gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7245536B1 (en) | Precision non-volatile CMOS reference circuit | |
Harrison et al. | A CMOS programmable analog memory-cell array using floating-gate circuits | |
US6452835B1 (en) | pMos analog EEPROM cell | |
US5898613A (en) | pMOS analog EEPROM cell | |
US5027171A (en) | Dual polarity floating gate MOS analog memory device | |
US5253196A (en) | MOS analog memory with injection capacitors | |
US6965142B2 (en) | Floating-gate semiconductor structures | |
US4875188A (en) | Voltage margining circuit for flash eprom | |
KR100392855B1 (en) | Method and apparatus for hot carrier injection | |
US5864242A (en) | One-transistor adaptable analog storage element and array | |
US5825063A (en) | Three-terminal silicon synaptic device | |
JPH03214779A (en) | Mos integrated circuit with adjustable threshold value | |
Diorio et al. | A floating-gate MOS learning array with locally computed weight updates | |
US20040004861A1 (en) | Differential EEPROM using pFET floating gate transistors | |
US10134472B1 (en) | Floating gate architecture for deep neural network application | |
US6297689B1 (en) | Low temperature coefficient low power programmable CMOS voltage reference | |
Bandyopadhyay et al. | Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 decades | |
Diorio et al. | A complementary pair of four-terminal silicon synapses | |
Harrison et al. | Floating-gate CMOS analog memory cell array | |
US6252802B1 (en) | Floating gate MOS transistor charge injection circuit and computation devices incorporating it | |
US7149123B2 (en) | Non-volatile CMOS reference circuit | |
Bandyopadhyay et al. | Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method | |
US9679654B2 (en) | Continuous-time floating gate memory cell programming | |
Liong et al. | A theoretical model for the current-voltage characteristics of a floating-gate EEPROM cell | |
Abulaiha | Programming of Floating-Gate Transistors for Nonvolatile Analog Memory Array |