CN109583094B - Method for compensating length of high-speed line on PCB and related device - Google Patents
Method for compensating length of high-speed line on PCB and related device Download PDFInfo
- Publication number
- CN109583094B CN109583094B CN201811463383.0A CN201811463383A CN109583094B CN 109583094 B CN109583094 B CN 109583094B CN 201811463383 A CN201811463383 A CN 201811463383A CN 109583094 B CN109583094 B CN 109583094B
- Authority
- CN
- China
- Prior art keywords
- pcb
- speed line
- length
- lengthening
- speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 31
- 230000005540 biological transmission Effects 0.000 claims abstract description 51
- 230000001502 supplementing effect Effects 0.000 claims abstract description 19
- 238000004590 computer program Methods 0.000 claims description 11
- 230000008901 benefit Effects 0.000 abstract description 7
- 230000009286 beneficial effect Effects 0.000 abstract description 2
- 230000008054 signal transmission Effects 0.000 description 8
- 239000000047 product Substances 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 235000012431 wafers Nutrition 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000009931 harmful effect Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002035 prolonged effect Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
- 230000000153 supplemental effect Effects 0.000 description 1
- 230000009469 supplementation Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The application provides a long square method of benefit of high-speed line on PCB board includes: acquiring the time delay of the PCB connector, the dielectric constant of the PCB and the standard length of a high-speed line; determining the transmission distance of the target high-speed line according to the time delay and the dielectric constant; determining the PCB length of the target high-speed line according to the transmission distance and the standard length; and (5) supplementing the length of the target high-speed line according to the length of the PCB. By determining the transmission distance of the signal in the high-speed line. After the uniform standard length is set, the actual transmission distance can be subtracted from the standard length to obtain the distance needing to be lengthened, and the purpose is to enable the transmission distance of each high-speed line and the corresponding compensation distance to obtain the distance meeting the standard length, so that the quality level of the PCB is improved, and convenience is brought to the development of circuit hardware. The application also provides a system for supplementing the high-speed line on the PCB, a computer readable storage medium and a PCB supplementing terminal, and the system has the beneficial effects.
Description
Technical Field
The present invention relates to the field of circuit hardware design, and in particular, to a method and a related device for lengthening a high-speed line on a PCB.
Background
In recent years, as the signal rate on the PCB is faster and faster, the requirement for the length of the high speed line is more and more strict. INTEL requires equal length of 500 mils in the PCIE3.0 signals TX0 and TX1 group at 8G rate, i.e., the difference in length of TX0 and TX1 cannot exceed 500 mils. However, as the number of pairs of differential lines of the connector increases, the delay between the differential lines inevitably becomes large due to the difference in structure. Typically, the delay between the longest differential line and the shortest differential line of a single wafer 6pair connector reaches over 300ps, and the delay is enough to enable the signal transmission on the PCB to be 2000 mils, which is far larger than 500 mils required by intel.
Therefore, how to solve the quality problem of the PCB caused by the length difference of the high speed wires is a technical problem that needs to be solved urgently by those skilled in the art.
Disclosure of Invention
The application aims to provide a method for supplementing a high-speed line on a PCB, a system for supplementing a high-speed line on a PCB, a computer-readable storage medium and a PCB supplementing terminal, and solves the problem of PCB quality caused by length difference of the high-speed line.
In order to solve the technical problem, the application provides a method for lengthening a high-speed line on a PCB, which comprises the following specific technical scheme:
acquiring the time delay of a PCB connector, the dielectric constant of the PCB and the standard length of the high-speed line;
determining the transmission distance of a target high-speed line according to the time delay and the dielectric constant;
determining the PCB length of the target high-speed line according to the transmission distance and the standard length;
and supplementing the length of the target high-speed line according to the length of the PCB.
Wherein determining the transmission distance of the target high-speed line according to the time delay and the dielectric constant comprises:
determining the transmission speed by using a formula v-3 x 10^8/sqrt (Er); wherein 3 x 10^8 is the speed of light, Er is the dielectric constant, and v is the transmission speed;
and taking the product of the time delay and the transmission speed as the transmission distance of the target high-speed line.
Wherein obtaining the time delay of the PCB connector comprises:
the time delay of all differential pairs of all dies on the PCB connector is obtained.
Wherein the lengthening the target high-speed line according to the PCB length comprises:
and utilizing PCB design software to perform lengthening on the target high-speed line according to the length of the PCB.
The present application further provides a system for compensating for a high speed line on a PCB, comprising:
the acquisition module is used for acquiring the time delay of the PCB connector, the dielectric constant of the PCB and the standard length of the high-speed line;
the distance determining module is used for determining the transmission distance of the target high-speed line according to the time delay and the dielectric constant;
the length determining module is used for determining the PCB length of the target high-speed line according to the transmission distance and the standard length;
and the lengthening module is used for lengthening the target high-speed line according to the length of the PCB.
Wherein the distance determination module comprises:
a first determination unit for determining a transmission speed using a formula v 3 x 10 x 8/sqrt (er); wherein 3 x 10^8 is the speed of light, Er is the dielectric constant, and v is the transmission speed;
and the second determining unit is used for taking the product of the time delay and the transmission speed as the transmission distance of the target high-speed line.
Wherein the acquisition module comprises:
the first obtaining unit is used for obtaining the time delay of all differential pairs of all dies on the PCB connector.
Wherein the lengthening module comprises:
and the length supplementing unit is used for supplementing the length of the target high-speed line according to the length of the PCB by utilizing PCB design software.
The present application also provides a computer-readable storage medium having stored thereon a computer program which, when being executed by a processor, carries out the steps of the lengthening method as described above.
The application also provides a PCB lengthening terminal, which comprises a memory and a processor, wherein the memory stores a computer program, and the processor realizes the steps of the lengthening method when calling the computer program in the memory.
The application provides a long square method of benefit of high-speed line on PCB board includes: acquiring the time delay of a PCB connector, the dielectric constant of the PCB and the standard length of the high-speed line; determining the transmission distance of a target high-speed line according to the time delay and the dielectric constant; determining the PCB length of the target high-speed line according to the transmission distance and the standard length; and supplementing the length of the target high-speed line according to the length of the PCB.
According to the method and the device, the transmission distance of the signal in the high-speed line is determined after the time delay and the dielectric constant of the PCB connector are collected. And then after setting unified standard length, can utilize standard length to subtract the actual transmission distance and obtain the distance that needs the benefit to be prolonged, the purpose makes the transmission distance of each high-speed line add the corresponding benefit long distance and obtain should satisfy standard length to solve among the prior art because the higher difference between the high-speed line length is to the harmful effects of PCB board quality, improved the quality level of PCB board, facilitate for the development of circuit hardware. The application also provides a system for supplementing the high-speed line on the PCB, a computer readable storage medium and a PCB supplementing terminal, which have the beneficial effects and are not repeated herein.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, it is obvious that the drawings in the following description are only embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a flowchart of a method for lengthening a high-speed line on a PCB according to an embodiment of the present disclosure;
fig. 2 is a schematic structural diagram of a system for lengthening a high-speed line on a PCB according to an embodiment of the present disclosure.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Referring to fig. 1, fig. 1 is a flowchart illustrating a method for compensating a high speed line on a PCB according to an embodiment of the present application, where the method includes:
s101: acquiring the time delay of a PCB connector, the dielectric constant of the PCB and the standard length of the high-speed line;
by the time delay of a PCB connector is meant the time delay data of a signal in the PCB connector. In general, this step refers to obtaining the time delay for all differential pairs of all dies on the PCB connector. Take a PCB connector as an example, where AB, CD, EF, GH, JK, LM are 6 differential pairs of one wafer, the PCB connector includes two wafers a and B; each differential pair includes positive and negative signals; thus the connector has 24 sets of delay data. And each set of latency data should be acquired at the time of acquisition. It should be noted that the corresponding complementary length needs to be calculated for each set of delay data.
The dielectric constant of the PCB is an inherent property of the PCB, and is generally related to the material of the PCB, and is provided by the manufacturer of the PCB or tested accordingly. This step is intended to obtain the dielectric constant, which is applied in the subsequent steps.
The standard length of the high-speed lines refers to a uniform length standard that the high-speed lines should meet, and since the smaller the length difference between the high-speed lines, the better the quality of the PCB, a standard length should be set so that the length difference cannot exceed a preset value, and neither the standard length nor the preset value is limited herein. It should be noted that the standard length may be a range value or a fixed value, and should be set by a person skilled in the art according to the actual application and the product structure, and is not limited herein.
S102: determining the transmission distance of a target high-speed line according to the time delay and the dielectric constant;
this step usually first determines the transmission speed using the formula v 3 x 10^8/sqrt (Er), where 3 x 10^8 is the speed of light, Er is the dielectric constant, and v is the transmission speed.
It should be noted that the transmission distance refers to an actual transmission distance of a signal on the PCB, and since the transmission distances are different due to different time delays, the lengths of the high-speed lines are directly different, and therefore, in this step, the actual signal transmission distance on the target high-speed line needs to be calculated. The target high speed line refers to all high speed lines on the PCB, and the target high speed line is not limited herein, and each high speed line may be the target high speed line.
S103: determining the PCB length of the target high-speed line according to the transmission distance and the standard length;
after the signal transmission distance is obtained in S102, in order to make each high-speed line satisfy the standard length, in this step, after the signal transmission distance for actually transmitting the signal is obtained, the difference between the signal transmission distance and the standard length is determined, and the difference between the signal transmission distance and the standard length is the PCB length, that is, the length to be supplemented is the length to be finally obtained by adding the supplementation length to the signal transmission distances on all the high-speed lines. Of course, if the standard length is a range value, the signal transmission distance plus the supplemental length only needs to satisfy the range of the standard length.
S104: and supplementing the length of the target high-speed line according to the length of the PCB.
This step is intended to lengthen the target high-speed line according to the length of the PCB. It is easy to understand that the corresponding length of the high-speed lines is different due to the difference of the time delay, so that the step actually performs the length compensation for each high-speed line, that is, the target high-speed line.
How to lengthen is not particularly limited, and the target high-speed line may be lengthened according to the PCB length by using PCB design software. Preferably, when the PCB design software is adopted, the dielectric constant of the PCB material can be set as a variable by using Excel, the delay data and the standard length are set as input quantities, the length of the PCB is directly calculated by using Excel, and the obtained result is led into the PCB design software, so that the PCB design software can directly read the length of the PCB and can supplement the length. The specific PCB design software used herein is not limited, and the PCB design software capable of lengthening the high-speed line is within the scope of the present application.
According to the embodiment of the application, the transmission distance of the signal in the high-speed line is determined by collecting the time delay and the dielectric constant of the PCB connector. And then after setting unified standard length, can utilize standard length to subtract the actual transmission distance and obtain the distance that needs the benefit to be prolonged, the purpose makes the transmission distance of each high-speed line add the corresponding benefit long distance and obtain should satisfy standard length to solve among the prior art because the higher difference between the high-speed line length is to the harmful effects of PCB board quality, improved the quality level of PCB board, facilitate for the development of circuit hardware.
The following describes a system for compensating for a high speed line on a PCB according to an embodiment of the present application, and the system for compensating for a high speed line on a PCB described below and the method for compensating for a high speed line on a PCB described above may be referred to correspondingly.
Referring to fig. 2, fig. 2 is a schematic structural diagram of a high-speed line lengthening system on a PCB provided in an embodiment of the present application, and the present application further provides a high-speed line lengthening system on a PCB, including:
an obtaining module 100, configured to obtain a time delay of a PCB connector, a dielectric constant of the PCB, and a standard length of the high-speed line;
a distance determining module 200, configured to determine a transmission distance of a target high-speed line according to the time delay and the dielectric constant;
a length determining module 300, configured to determine a PCB length of the target high-speed line according to the transmission distance and the standard length;
and the lengthening module 400 is used for lengthening the target high-speed line according to the length of the PCB.
Based on the above embodiment, as a preferred embodiment, the distance determining module 200 may include:
a first determination unit for determining a transmission speed using formula 3 x 10^8/sqrt (Er); wherein 3 x 10^8 is the speed of light, and Er represents the dielectric constant;
and the second determining unit is used for taking the product of the time delay and the transmission speed as the transmission distance of the target high-speed line.
Based on the foregoing embodiment, as a preferred embodiment, the obtaining module 100 may include:
the first obtaining unit is used for obtaining the time delay of all differential pairs of all dies on the PCB connector.
Based on the above embodiment, as a preferred embodiment, the lengthening module 100 may include:
and the length supplementing unit is used for supplementing the length of the target high-speed line according to the length of the PCB by utilizing PCB design software.
The present application further provides a computer-readable storage medium, on which a computer program is stored, and when the computer program is executed, the computer program can implement the steps of the method for supplementing high-speed lines on a PCB provided in the foregoing embodiments. The storage medium may include: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
The application also provides a PCB lengthening terminal, which can comprise a memory and a processor, wherein the memory stores a computer program, and when the processor calls the computer program in the memory, the steps of the method for lengthening the high-speed line on the PCB provided by the embodiment can be realized. Of course, the PCB lengthening terminal may further include various components such as network interfaces and power supplies.
The embodiments are described in a progressive manner in the specification, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other. For the system provided by the embodiment, the description is relatively simple because the system corresponds to the method provided by the embodiment, and the relevant points can be referred to the method part for description.
The principles and embodiments of the present application are explained herein using specific examples, which are provided only to help understand the method and the core idea of the present application. It should be noted that, for those skilled in the art, it is possible to make several improvements and modifications to the present application without departing from the principle of the present application, and such improvements and modifications also fall within the scope of the claims of the present application.
It is further noted that, in the present specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
Claims (10)
1. A method for lengthening a high-speed line on a PCB (printed Circuit Board) is characterized by comprising the following steps:
acquiring the time delay of a PCB connector, the dielectric constant of the PCB and the standard length of the high-speed line;
determining the transmission distance of a target high-speed line according to the time delay and the dielectric constant;
determining the PCB length of the target high-speed line according to the transmission distance and the standard length;
and supplementing the length of the target high-speed line according to the length of the PCB.
2. The lengthening method of claim 1, wherein determining the transmission distance of the target high-speed line according to the time delay and the dielectric constant comprises:
determining the transmission speed by using a formula v-3 x 10^8/sqrt (Er); wherein 3 x 10^8 is the speed of light, Er is the dielectric constant, and v is the transmission speed;
and taking the product of the time delay and the transmission speed as the transmission distance of the target high-speed line.
3. The lengthening method of claim 1, wherein obtaining the time delay of the PCB connector comprises:
the time delay of all differential pairs of all dies on the PCB connector is obtained.
4. The method of claim 1, wherein the lengthening the target speed line according to the PCB length comprises:
and utilizing PCB design software to perform lengthening on the target high-speed line according to the length of the PCB.
5. A system for lengthening a high-speed line on a PCB board, comprising:
the acquisition module is used for acquiring the time delay of the PCB connector, the dielectric constant of the PCB and the standard length of the high-speed line;
the distance determining module is used for determining the transmission distance of the target high-speed line according to the time delay and the dielectric constant;
the length determining module is used for determining the PCB length of the target high-speed line according to the transmission distance and the standard length;
and the lengthening module is used for lengthening the target high-speed line according to the length of the PCB.
6. The lengthening system of claim 5, wherein said distance determining module comprises:
a first determination unit for determining a transmission speed using a formula v 3 x 10 x 8/sqrt (er); wherein 3 x 10^8 is the speed of light, Er is the dielectric constant, and v is the transmission speed;
and the second determining unit is used for taking the product of the time delay and the transmission speed as the transmission distance of the target high-speed line.
7. The lengthening system according to claim 5, wherein said acquisition module comprises:
the first obtaining unit is used for obtaining the time delay of all differential pairs of all dies on the PCB connector.
8. The lengthening system of claim 5, wherein said lengthening module comprises:
and the length supplementing unit is used for supplementing the length of the target high-speed line according to the length of the PCB by utilizing PCB design software.
9. A computer-readable storage medium, on which a computer program is stored which, when being executed by a processor, carries out the steps of the lengthening method according to any one of claims 1 to 4.
10. A PCB lengthening terminal, characterized in that it comprises a memory and a processor, the memory having a computer program stored therein, the processor implementing the steps of the lengthening method according to any one of claims 1 to 4 when it calls the computer program in the memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811463383.0A CN109583094B (en) | 2018-12-03 | 2018-12-03 | Method for compensating length of high-speed line on PCB and related device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811463383.0A CN109583094B (en) | 2018-12-03 | 2018-12-03 | Method for compensating length of high-speed line on PCB and related device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109583094A CN109583094A (en) | 2019-04-05 |
| CN109583094B true CN109583094B (en) | 2022-03-08 |
Family
ID=65926438
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811463383.0A Active CN109583094B (en) | 2018-12-03 | 2018-12-03 | Method for compensating length of high-speed line on PCB and related device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109583094B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102931539A (en) * | 2012-11-20 | 2013-02-13 | 四川华丰企业集团有限公司 | Signal delay component for high-speed connector |
| CN103428845A (en) * | 2012-05-21 | 2013-12-04 | 中兴通讯股份有限公司 | Method and device for compensation of time delay of air interface synchronization |
| CN105260544A (en) * | 2015-10-19 | 2016-01-20 | 中国科学院长春光学精密机械与物理研究所 | Simple wiring method of circuit board |
| CN105975668A (en) * | 2016-04-29 | 2016-09-28 | 浪潮电子信息产业股份有限公司 | Method and device for designing snake-shaped winding in differential signal line |
| CN107145674A (en) * | 2017-05-12 | 2017-09-08 | 郑州云海信息技术有限公司 | It is a kind of to be used to adjust the isometric method of high-speed line segmentation, realization method and system |
| CN107423491A (en) * | 2017-06-28 | 2017-12-01 | 深圳崇达多层线路板有限公司 | A kind of compensation calculation method of the line length matching of differential pair across pcb board |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2004079797A2 (en) * | 2003-03-05 | 2004-09-16 | Achyut Dutta | High speed electronics interconnect and method of manufacture |
| US7659790B2 (en) * | 2006-08-22 | 2010-02-09 | Lecroy Corporation | High speed signal transmission line having reduced thickness regions |
-
2018
- 2018-12-03 CN CN201811463383.0A patent/CN109583094B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103428845A (en) * | 2012-05-21 | 2013-12-04 | 中兴通讯股份有限公司 | Method and device for compensation of time delay of air interface synchronization |
| CN102931539A (en) * | 2012-11-20 | 2013-02-13 | 四川华丰企业集团有限公司 | Signal delay component for high-speed connector |
| CN105260544A (en) * | 2015-10-19 | 2016-01-20 | 中国科学院长春光学精密机械与物理研究所 | Simple wiring method of circuit board |
| CN105975668A (en) * | 2016-04-29 | 2016-09-28 | 浪潮电子信息产业股份有限公司 | Method and device for designing snake-shaped winding in differential signal line |
| CN107145674A (en) * | 2017-05-12 | 2017-09-08 | 郑州云海信息技术有限公司 | It is a kind of to be used to adjust the isometric method of high-speed line segmentation, realization method and system |
| CN107423491A (en) * | 2017-06-28 | 2017-12-01 | 深圳崇达多层线路板有限公司 | A kind of compensation calculation method of the line length matching of differential pair across pcb board |
Non-Patent Citations (2)
| Title |
|---|
| Effect of time delay skew on differential insertion loss in weak and strong coupled PCB traces;David Nozadze .etal;《IEEE》;20180405;1-3页 * |
| 差分原理及其在连接器中的应用;徐鲁杰 等;《机电元件》;20111031;第31卷(第5期);17-23页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109583094A (en) | 2019-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20090193165A1 (en) | Communication circuit of serial peripheral interface devices | |
| EP3451811B1 (en) | Production plan generation device, production plan generation method, and production plan generation program | |
| CN111965529A (en) | Chip signal transmission loss test method, test device and readable storage medium | |
| US7859309B2 (en) | Clock tree distributing method | |
| CN110401466B (en) | Data transmission method, device and medium based on high-speed signal switching chip | |
| CN109583094B (en) | Method for compensating length of high-speed line on PCB and related device | |
| CN111552600B (en) | Signal testing method, system, device and readable storage medium | |
| CN111163172B (en) | Message processing system, method, electronic device and storage medium | |
| CN116338434A (en) | Average power consumption measuring method and device | |
| CN109164892A (en) | The attachment device of clock line, server master board and server on server master board | |
| CN112507650B (en) | Equal-length design method of DDR wiring and related assembly | |
| CN111464254B (en) | Clock synchronization method and device and electronic equipment | |
| CN117119671A (en) | High-speed signal line optimization method, system, electronic equipment and readable storage medium | |
| CN111079061B (en) | Data processing method and electronic equipment | |
| CN109600911B (en) | Method for arranging signal pins of PCB connector and related device | |
| CN108429597A (en) | Electronic equipment, method for synchronizing time and module | |
| CN107483122B (en) | Power test system, power compensation method and device | |
| CN118012797A (en) | Bus arbitration method, bus, electronic system and computer storage medium | |
| CN105392083A (en) | Switching method of MPP loudspeaker box and access controller | |
| CN113395319A (en) | Method, system, electronic device and storage medium for sensing network fault | |
| CN109213930B (en) | Method for acquiring push information of target application page and electronic equipment | |
| US10680575B2 (en) | Device, differential signal line processing method and differential signal line processing apparatus | |
| CN113315594A (en) | Time synchronization method, device and storage medium | |
| CN112819358B (en) | Data processing method, device and equipment | |
| CN217880301U (en) | Data backboard |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |