Hacker News new | past | comments | ask | show | jobs | submit login

You are mixing up integer register size and instruction length.

RISC-V has variants with 32 bit, 64 bit, or (not yet fully specified or implemented) 128 bit registers.

RISC-V has instructions of length 32 bits and, optionally but almost universally, 16 bit length.




Ah yes, I misunderstood the original comment as implying that RISC-V C had 16 bit register length, rather than opcode length.


The E version only has half as many registers




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: