Open-source high-performance RISC-V processor
-
Updated
Dec 29, 2024 - Scala
Open-source high-performance RISC-V processor
A cross platform C99 library to get cpu features at runtime.
How to exploit a double free vulnerability in 2021. Use After Free for Dummies
inVtero.net: A high speed (Gbps) Forensics, Memory integrity & assurance. Includes offensive & defensive memory capabilities. Find/Extract processes, hypervisors (including nested) in memory dumps using microarchitechture independent Virtual Machiene Introspection techniques
X86 CPU topics overview for developers , oriented towards performance
A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (https://arxiv.org/pdf/2109.12021.pdf).
Microarchitectural exploitation and other hardware attacks.
FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical path, as described by MICRO 2022 paper by Bera et al. (https://arxiv.org/pdf/2209.00188.pdf)
Achieve peak performance on x86 CPUs and NVIDIA GPUs
Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
A small RISC-V core (SystemVerilog)
Framework that integrates the serverless benchmark suite vSwarm with gem5, the state-of-the-art research platform for system-and microarchitecture.
High performance Bitcoin development platform
A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arxiv.org/pdf/2406.18786
Performance Counter Measurements at the cycle granularity
Add a description, image, and links to the microarchitecture topic page so that developers can more easily learn about it.
To associate your repository with the microarchitecture topic, visit your repo's landing page and select "manage topics."