Skip to content

Pull requests: OpenXiangShan/XiangShan

New pull request New
37 Open 2,839 Closed
37 Open 2,839 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

ci: add ci for V extension
#3268 opened Jul 22, 2024 by weidingliu Loading…
CSR: flush pipe when TVM/VTVM/TW/VTW changed
#3267 opened Jul 22, 2024 by huxuan0307 Loading…
debugModule: fix bug，singleStep don't generate exception correctly.
#3266 opened Jul 22, 2024 by wissygh Loading…
bpu: optimize the clock gate efficiency of bpu/predictors_update_* and bpu/previous_*
#3265 opened Jul 22, 2024 by Lawrence-ID Loading…
PcTargetMem: Fixed a bug that caused the backend to read the incorrect newest target
#3264 opened Jul 22, 2024 by TheKiteRunner24 Loading…
CoupledL2: optimize timing and add MCP2 SRAM
#3263 opened Jul 22, 2024 by linjuanZ Loading…
Backend: pipe fromTop's clintTime and msiInfo for fix timing
#3262 opened Jul 22, 2024 by xiaofeibao-xjtu Loading…
VLSU: Modify the width of Veew when decode and remove some useless api
#3258 opened Jul 21, 2024 by Anzooooo Loading…
1
feat: bump rocket-chip to support Zcb
#3257 opened Jul 20, 2024 by eastonman Loading…
5
bump yunsuan
#3256 opened Jul 20, 2024 by sinceforYy Loading…
1
rv64v: exception check for vector widening reduction instructions
#3243 opened Jul 19, 2024 by Ziyue-Zhang Loading…
1
bpu: fix-ittage-altdiffers
#3242 opened Jul 19, 2024 by eastonman Loading…
1
bpu: fix ITTAGE target Mux1H not 1H
#3241 opened Jul 18, 2024 by eastonman Loading…
1
Tmp mem clockgate optimization
#3240 opened Jul 18, 2024 by jin120811 • Draft
IPrefetch: move PMP check to s2 for timing timing Fix bad timing
#3236 opened Jul 18, 2024 by ngc7331 • Draft
1
Redirect fix timing
#3209 opened Jul 16, 2024 by xiaofeibao-xjtu Loading…
4
MemBlock: fix timing of scala load/store issue and writeback timing Fix bad timing
#3208 opened Jul 16, 2024 by weidingliu • Draft
2
bpu: set ittage not ready when SRAM reset is not done
#3198 opened Jul 14, 2024 by eastonman Loading…
2
Backend: modify decode unit to quicken csrr instructions, with other small modification
#3187 opened Jul 11, 2024 by Squareless-XD Loading…
bpu: improve the CGE of bpu/predictors_update_*
#3177 opened Jul 10, 2024 by Lawrence-ID Loading…
1
LSQ: optimize static clock gating coverage and fix x_value in vcs
#3176 opened Jul 10, 2024 by jin120811 Loading…
2
rob: support info collection for TIP analysis
#3134 opened Jul 3, 2024 by wakafa1 Loading…
1
Update Snapshot.scala
#3098 opened Jun 24, 2024 by Jeremy-Jia Loading…
MMU: test refactor page table walker level
#3093 opened Jun 20, 2024 by good-circle • Draft
1
Add format checking for XiangShan
#3061 opened Jun 12, 2024 by Yan-Muzi Loading…
3
ProTip! no:milestone will show everything without a milestone.