Funabiki et al., 1993 - Google Patents
Comparisons of seven neural network models on traffic control problems in multistage interconnection networksFunabiki et al., 1993
View PDF- Document ID
- 17118509695336543537
- Author
- Funabiki N
- Takefuji Y
- Lee K
- Publication year
- Publication venue
- IEEE transactions on computers
External Links
Snippet
The performances of seven neural network models for traffic control problems in multistage interconnection networks are compared. The decay term, three neuron models, and two heuristics were evaluated. The goal of the traffic control problems is to find conflict-free …
- 230000001537 neural 0 title abstract description 36
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/12—Computer systems based on biological models using genetic models
- G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Bertsekas et al. | Parallel and distributed computation: numerical methods | |
KR101686827B1 (en) | Method for implementing artificial neural networks in neuromorphic hardware | |
EP0917047B1 (en) | Apparatus for modular inversion for information security | |
Banks et al. | de Sitter vacua, renormalization, and locality | |
WO2020163308A1 (en) | Systems and methods for artificial intelligence hardware processing | |
Funabiki et al. | Comparisons of seven neural network models on traffic control problems in multistage interconnection networks | |
CN113193962B (en) | SM2 digital signature generation and verifier based on lightweight modular multiplication | |
CN111373694A (en) | Zero-knowledge proof hardware accelerator and method thereof | |
Aimone et al. | Provable advantages for graph algorithms in spiking neural networks | |
CN114553425A (en) | High-performance modular inversion-based hardware implementation method and system for elliptic digital signature curve | |
Farzam et al. | Implementation of supersingular isogeny-based Diffie-Hellman and key encapsulation using an efficient scheduling | |
Kawashima et al. | FPGA implementation of hardware-oriented chaotic Boltzmann machines | |
CN109684603A (en) | A kind of Efficient Solution large scale matrix determinant can verify that outsourcing calculation method, client and cloud computing system | |
Peng et al. | Stochastic circuit synthesis by cube assignment | |
CN112801276B (en) | Data processing method, processor and electronic equipment | |
CN116225369A (en) | SM2 algorithm scalar multiplication operation optimization method and system | |
Zeng et al. | The implementation of polynomial multiplication for lattice-based cryptography: A survey | |
Arazi | Architectures for exponentiation over GD (2/sup n/) adopted for smartcard application | |
Bouillaguet | Nice attacks—but what is the cost? computational models for cryptanalysis | |
CN116318945B (en) | Multi-target service function chain deployment method based on endophytic dynamic defense architecture | |
Patronas et al. | Accelerating the scheduling of the network resources of the next-generation optical data centers | |
CN113625994B (en) | Data processing method and processing core | |
Gacs et al. | Causal nets or what is a deterministic computation? | |
Hung et al. | Parallel circuit simulation using hierarchical relaxation | |
Wu et al. | Optimal parallel algorithms for computer vision problems |