Hasler, 2005 - Google Patents
Floating-gate devices, circuits, and systemsHasler, 2005
View PDF- Document ID
- 16091308481691245493
- Author
- Hasler P
- Publication year
- Publication venue
- Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)
External Links
Snippet
This paper describes our programmable analog technology based around floating-gate transistors that allow for non-volatile storage as well as computation through the same device. We describe the basic concepts for floating-gate devices, capacitor-based circuits …
- 239000003990 capacitor 0 abstract description 24
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Hasler et al. | Overview of floating-gate devices, circuits, and systems | |
Hasler et al. | Adaptive circuits using pFET floating-gate devices | |
Ramirez-Angulo et al. | Modeling multiple-input floating-gate transistors for analog signal processing | |
Razavi | Design of analog CMOS integrated circuits | |
Croon et al. | An easy-to-use mismatch model for the MOS transistor | |
Harrison et al. | A CMOS programmable analog memory-cell array using floating-gate circuits | |
Diorio et al. | A floating-gate MOS learning array with locally computed weight updates | |
Srinivasan et al. | A precision CMOS amplifier using floating-gate transistors for offset cancellation | |
Kucic et al. | A programmable continuous-time floating-gate Fourier processor | |
Hasler | Floating-gate devices, circuits, and systems | |
Graham et al. | A low-power programmable bandpass filter section for higher order filter applications | |
Bandyopadhyay et al. | Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 decades | |
Brink et al. | Adaptive floating-gate circuit enabled large-scale FPAA | |
Wong et al. | A floating-gate comparator with automatic offset adaptation for 10-bit data conversion | |
Sin et al. | EEPROM as an analog storage device, with particular applications in neutral networks | |
Gupta et al. | A wide dynamic range continuously adjustable CMOS current mirror | |
Ozalevli et al. | Tunable highly linear floating-gate CMOS resistor using common-mode linearization technique | |
Babu et al. | Floating gate MOSFET based operational transconductance amplifier and study of mismatch | |
US5010385A (en) | Resistive element using depletion-mode MOSFET's | |
Navarro et al. | A compact four-quadrant floating-gate MOS multiplier | |
Adil et al. | Offset removal from floating gate differential amplifiers and mixers | |
Kapur et al. | Analog field programmable CMOS operational transconductance amplifier (OTA) | |
Smith et al. | A kappa projection algorithm (KPA) for programming to femtoampere currents in standard CMOS floating-gate elements | |
Neto et al. | A design-oriented single-piece short-channel MOSFET model | |
JPH1125201A (en) | Semiconductor integrated circuit |