Lanzoni et al., 1998 - Google Patents

Automatic and continuous offset compensation of MOS operational amplifiers using floating-gate transistors

Lanzoni et al., 1998

View PDF
Document ID
13107712984755443853
Author
Lanzoni M
Tondi G
Galbiati P
Ricco B
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

This paper presents a new approach that exploits floating-gate MOS transistors and a feedback control loop to automatically compensate the offset of MOS operational amplifiers in a continuous manner that substantially improves the state of the art in the field. The …
Continue reading at picture.iczhiku.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
    • G11C16/045—Floating gate memory cells with both P and N channel memory transistors, usually sharing a common floating gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/12—Programming voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/30—Power supply circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02—Sample-and-hold arrangements
    • G11C27/024—Sample-and-hold arrangements using a capacitive memory element
    • G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier

Similar Documents

Publication Publication Date Title
JP2860308B2 (en) Method for adjusting threshold of MOS integrated circuit
US5694356A (en) High resolution analog storage EPROM and flash EPROM
US7113017B2 (en) Floating gate analog voltage level shift circuit and method for producing a voltage reference that operates on a low supply voltage
WO2004070783A2 (en) Output voltage compensating circuit and method for a floating gate reference voltage generator
EP1588377B1 (en) Differential dual floating gate circuit and method for programming
Lanzoni et al. Automatic and continuous offset compensation of MOS operational amplifiers using floating-gate transistors
Lanzoni et al. A novel approach to controlled programming of tunnel-based floating-gate MOSFETs
US5784319A (en) Method for erasing an electrically programmable and erasable non-volatile memory cell
US6252802B1 (en) Floating gate MOS transistor charge injection circuit and computation devices incorporating it
US6829164B2 (en) Differential floating gate circuit and method for programming
US20040145945A1 (en) Tunnel device level shift circuit
EP1588374B1 (en) Floating gate analog voltage feedback circuit
US6791879B1 (en) Structure and method for programmable and non-volatile analog signal storage for a precision voltage reference
CN100407576C (en) Analog floating gate voltage sense during dual conduction programming
US6621737B2 (en) Circuit and associated method for the erasure or programming of a memory cell
Patel et al. Enhancing circuit operation using analog floating gates
WO2004068557A9 (en) Apparatus for feedback using a tunnel device
US20040129971A1 (en) Method and apparatus for dual conduction analog programming
Rumberg et al. Continuous-Time Programming of Floating-Gate Transistors for Nonvolatile Analog Memory Arrays. J. Low Power Electron. Appl. 2021, 11, 4
Lanzoni et al. Non-Volatile EEPROM Cells for Analog Circuit Calibration
WO2007097933A2 (en) Precision non-volatile cmos reference circuit