US20150042499A1 - Adc with enhanced and/or adjustable accuracy - Google Patents

Adc with enhanced and/or adjustable accuracy Download PDF

Info

Publication number
US20150042499A1
US20150042499A1 US14/300,889 US201414300889A US2015042499A1 US 20150042499 A1 US20150042499 A1 US 20150042499A1 US 201414300889 A US201414300889 A US 201414300889A US 2015042499 A1 US2015042499 A1 US 2015042499A1
Authority
US
United States
Prior art keywords
sub
adc
digital
analog
adcs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/300,889
Inventor
Oystein Moldsvor
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hittite Microwave LLC
Original Assignee
Hittite Microwave LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hittite Microwave LLC filed Critical Hittite Microwave LLC
Priority to US14/300,889 priority Critical patent/US20150042499A1/en
Publication of US20150042499A1 publication Critical patent/US20150042499A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
    • H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0845—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of power supply variations, e.g. ripple
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245—Details of sampling arrangements or methods
    • H03M1/1255—Synchronisation of the sampling frequency or phase to the input frequency or phase
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
    • H03M1/0643—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Definitions

  • This disclosure generally relates to analog-to-digital conversion and in particular to analog-to-digital converters (ADCS) with enhanced and/or adjustable accuracy.
  • ADCS analog-to-digital converters
  • ADCs analog-to-digital converters
  • the requirement to the ADC is very dependent on external conditions.
  • the requirements vary according to distance to the base station and the presence of interfering signals.
  • the system is therefore designed to work under worst scenarios resulting in higher requirements for the ADC and other circuitry. This results in an average power dissipation that is much higher than required since the requirements are set for worst case scenarios while the system very seldom operates under these conditions.
  • An analog-to-digital converter disclosed herein comprises several sub-ADCs, a signal input, a digital signal processing block and a digital output.
  • Each sub-ADC converts the input signal with a given accuracy and transfers the output to the digital signal processing block.
  • the average of the results from each sub-ADC is calculated to output a single digital output word with higher Signal-Noise Ratio.
  • FIG. 1 shows a block diagram of the embodiment of a disclosed ADC with enhanced performance.
  • FIG. 2 shows a block diagram of the a disclosed ADC with enhanced and adjustable performance.
  • FIG. 3 shows a block diagram of an alternative embodiment ADC where the sampling clock to each channel is skewed in order to obtain possibilities for frequency domain filtering in addition to the improved performance.
  • FIG. 4 shows a timing diagram of the embodiment of FIG. 3 with four sub-ADCs.
  • the principle of operation of the disclosed ADCs is based on averaging of multiple ADC channels in order to increase accuracy.
  • FIG. 1 shows an embodiment where accuracy is improved but fixed.
  • FIG. 2 shows an embodiment where accuracy is improved and adjustable. The basic operation of these two embodiments is the same, but flexibility is better for the embodiment in FIG. 2 .
  • the operation of the circuit as follows.
  • the input signal 104 is applied to an arbitrary number of sub-ADCs 100 - 102 in parallel.
  • These sub-ADCs can be completely separate ADCs or any combination of multi channel ADCs.
  • This signal can be passed through separate buffers or analog signal conditioning circuitry without altering the principal operation of the disclosed ADCs.
  • Each ADC samples the input signal and converts it to a digital word with a given accuracy.
  • the digital output data ate collected by a digital signal processing block and output in a suitable format for further processing.
  • the digital signal processing can be performed in different ways depending on desired properties of the output signal. However, the most obvious operation is to calculate the average of the data from each sub-ADC. Calculating the average is equivalent to summing all sub-ADC outputs and if desired truncate the output to a suitable number of bits.
  • SNR signal-to-noise-ratio
  • each sub-ADC in FIG. 2 comprises an enable input 105 allowing the user to enable or disable a given sub-ADC. In the disabled mode, the sub-ADC is in Power Down mode consuming an insignificant amount power.
  • the digital signal processing block must be designed to properly scale the digital output depending on the number of active sub-ADCs.
  • the total ADC has full performance according to Equation (1).
  • the performance of the ADC is equal to the performance of the sob-ADC. Performance points between can be selected by having other numbers of sub-ADCs enabled.
  • the total power dissipation can be adjusted with a factor of four, and total SNR can be adjusted in a 6 dB range
  • a significant advantage with the disclosed ADCs over traditional approaches is that the performance in the low power modes is predictable. Each sub-ADC will work under optimum conditions, and performance is given by the characteristics of the sub-ADC. Compared to a solution where bias currents are manipulated to non-optimum values, the disclosed ADCs is superior.
  • the additional feature of the embodiment of FIG. 3 is the clock conditioning circuitry. This circuitry ensures that the sampling limes of the sub-ADCs are distributed over the entire ADC clock cycle.
  • the timing diagram in FIG. 4 shows the timing in case of an ADC with four sub-ADCs.
  • the main sampling points are S 1 and S 2 and consecutive points at the same frequency. Denote this frequency FS.
  • FS this frequency
  • the Digital Signal processing block can filter out particular frequency bands outside the signal band, and a custom frequency mask can easily be made by modifying the digital signal processing block. Compared with the embodiment of FIG. 1 and FIG. 2 this gives an additional freedom to shape the signal in the frequency band, suppress particular aliased tones and simplify analog circuitry in front of the ADC.
  • the digital signal processing block will be more complex than the averaging function required for the embodiments in FIGS. 1 and 2 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

An analog-to-digital-converter includes an input signal connector, an output signal port, two or more sub-ADCs, and a digital signal processing block. The result from each sub-ADC is used by the digital signal processing block to output data with increased performance.

Description

    BACKGROUND
  • This application claims priority to U.S. Provisional Application Ser. No. 61/232,978 filed on Aug. 11, 2009.
    • TECHNICAL FIELD
  • This disclosure generally relates to analog-to-digital conversion and in particular to analog-to-digital converters (ADCS) with enhanced and/or adjustable accuracy.
  • Several electronic systems require analog-to-digital converters (ADCs) for their function. Depending on the characteristics of the system, there are specific requirements to the ADC and the performance parameters of the ADC. Increased performance as accuracy, resolution and linearity comes at a cost of increased power dissipation due to the laws of physics. The electronics industries therefore strive to obtain the best possible performance at the lowest possible power dissipation.
  • For many systems, the requirement to the ADC is very dependent on external conditions. For example, in a mobile communication system, the requirements vary according to distance to the base station and the presence of interfering signals. The system is therefore designed to work under worst scenarios resulting in higher requirements for the ADC and other circuitry. This results in an average power dissipation that is much higher than required since the requirements are set for worst case scenarios while the system very seldom operates under these conditions.
  • System designers therefore need ADCs where the accuracy and performance can be modified during operation. Previously, the solutions have bees able to scale power dissipation with only a few percent by switching on and off auxiliary blocks and adjusting supply currents in the ADC. These solutions suffer from unpredictable performance in the low performance mode since each block work under unintended condition. The range of power dissipation variation is also very small.
  • SUMMARY OF THE DISCLOSURE
  • An analog-to-digital converter disclosed herein, comprises several sub-ADCs, a signal input, a digital signal processing block and a digital output. Each sub-ADC converts the input signal with a given accuracy and transfers the output to the digital signal processing block. The average of the results from each sub-ADC is calculated to output a single digital output word with higher Signal-Noise Ratio.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Features and advantages of the disclosed ADCs will be apparent to those of ordinary skill in the art in view of the detailed description of exemplary embodiments which is made with reference to the drawings.
  • FIG. 1 shows a block diagram of the embodiment of a disclosed ADC with enhanced performance.
  • FIG. 2 shows a block diagram of the a disclosed ADC with enhanced and adjustable performance.
  • FIG. 3 shows a block diagram of an alternative embodiment ADC where the sampling clock to each channel is skewed in order to obtain possibilities for frequency domain filtering in addition to the improved performance.
  • FIG. 4 shows a timing diagram of the embodiment of FIG. 3 with four sub-ADCs.
    •  DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS
  • The principle of operation of the disclosed ADCs is based on averaging of multiple ADC channels in order to increase accuracy.
  • FIG. 1 shows an embodiment where accuracy is improved but fixed. FIG. 2 shows an embodiment where accuracy is improved and adjustable. The basic operation of these two embodiments is the same, but flexibility is better for the embodiment in FIG. 2.
  • The operation of the circuit as follows. The input signal 104 is applied to an arbitrary number of sub-ADCs 100-102 in parallel. These sub-ADCs can be completely separate ADCs or any combination of multi channel ADCs. This signal can be passed through separate buffers or analog signal conditioning circuitry without altering the principal operation of the disclosed ADCs. Each ADC samples the input signal and converts it to a digital word with a given accuracy. The digital output data ate collected by a digital signal processing block and output in a suitable format for further processing.
  • The digital signal processing can be performed in different ways depending on desired properties of the output signal. However, the most obvious operation is to calculate the average of the data from each sub-ADC. Calculating the average is equivalent to summing all sub-ADC outputs and if desired truncate the output to a suitable number of bits.
  • Assuming that the noise is uncorrelated in each of the sub-ADCs, the equivalent output noise is reduced by a factor of 3 dB each time the number of sub-ADCs is doubled. Denoting the signal-to-noise-ratio (SNR) of a single sub-ADC as SNRsub-ADC, the total SNR at the output (SNRtotal) can be shown by Equation (1) below, if Nsub-ADC equals the number of sub-ADCs are used.

  • SNR total =SNR sub-ADC+10 log10(N sub-ADC)   (1)
  • This noise acts like ordinary thermal noise can be explained the following way: When adding two sub-ADC outputs, the output signal will double as the input signals are equal. The noise however is uncorrelated and must be added as root mean square (RMS) values resulting in a square root of two increase. Hence the SNR increases by the square root of two.
  • Adjustable performance can be obtained by the embodiment shown in FIG. 2. Specifically, in addition to the embodiments shown in FIG. 1, each sub-ADC in FIG. 2 comprises an enable input 105 allowing the user to enable or disable a given sub-ADC. In the disabled mode, the sub-ADC is in Power Down mode consuming an insignificant amount power. The digital signal processing block must be designed to properly scale the digital output depending on the number of active sub-ADCs.
  • With all channels enabled, the total ADC has full performance according to Equation (1). With only one channel enabled, the performance of the ADC is equal to the performance of the sob-ADC. Performance points between can be selected by having other numbers of sub-ADCs enabled.
  • As an example, with four sub-ADCs the total power dissipation can be adjusted with a factor of four, and total SNR can be adjusted in a 6 dB range
  • A significant advantage with the disclosed ADCs over traditional approaches is that the performance in the low power modes is predictable. Each sub-ADC will work under optimum conditions, and performance is given by the characteristics of the sub-ADC. Compared to a solution where bias currents are manipulated to non-optimum values, the disclosed ADCs is superior.
  • Further improvements can be obtained by the embodiments in FIG. 3. The additional feature of the embodiment of FIG. 3 is the clock conditioning circuitry. This circuitry ensures that the sampling limes of the sub-ADCs are distributed over the entire ADC clock cycle.
  • The timing diagram in FIG. 4 shows the timing in case of an ADC with four sub-ADCs. The main sampling points are S1 and S2 and consecutive points at the same frequency. Denote this frequency FS. Instead of having all sub-ADCs sampling at the same point, it Is possible to make each sub-ABC sample at S11, S12 and S13 respectively, each one at frequency FS. Since the sub-ABC samples are distributed over the entire clock period, the effective sampling rate Is increased by a factor of four. This moves the input frequency where signal components will be aliased into the signal band up with a factor of four to 4×FS/2 instead of FS/2. This will reduce the requirements to the Anti Aliasing filter required in front of any ADC. The Digital Signal processing block can filter out particular frequency bands outside the signal band, and a custom frequency mask can easily be made by modifying the digital signal processing block. Compared with the embodiment of FIG. 1 and FIG. 2 this gives an additional freedom to shape the signal in the frequency band, suppress particular aliased tones and simplify analog circuitry in front of the ADC.
  • If the signal band is set equal to FS/2, it is possible to get the same improvement in SNR as predicted by Equation 1. However, the digital signal processing block will be more complex than the averaging function required for the embodiments in FIGS. 1 and 2.
  • The detailed description is to be construed as exemplary only and does not describe every possible embodiment because describing every possible embodiment would be impractical, if not impossible. Numerous alternative embodiments could be implemented, using either current technology or technology developed after the filing date of this patent, which would still fall within the scope of this disclosure.

Claims (6)

1. An analog-to-digital-converter comprising
an input signal connector
an output signal port
two or more sub-ADCs
and a digital signal processing block, whereas the result from each sub-ADC is used by the digital signal processing block to output data with increased performance.
2. An analog-to-digital-converter according to claim 1 where the analog input signal is passed through separate blocks prior to being applied at the input of each sub-ADC.
3. An analog-to-digital-converter comprising
an input signal connector
an output signal port
two or more sub-ADCs
means to enable and disable the functionality of each sub-ADC individually
and a digital signal processing block, whereas the result from each sub-ADC is used by the digital signal processing block to output data with increased performance, and ability to select the number of sub-ADCs used to generate the output data thereby adjusting the total performance
4. An analog-to-digital-converter according to claim 3 where the analog input signal is passed through separate blocks prior to being applied at the input of each sub-ADC.
5. An analog-to-digital-converter comprising
an input signal connector
an output signal port
two or more sub-ADCs
means to enable and disable the functionality of each sub-ADC individually
and a digital signal processing block, whereas the sampling time of each sub-ADC is skewed such that their sampling times are distributed across the ADC sampling period, whereas the result from each sub-ADC is used by the digital signal processing block to output data with increased performance.
6. An analog-to-digital-converter according to claim 5 where the analog input signal is passed through separate blocks prior to being applied at the input of each sub-ADC.
US14/300,889 2009-08-11 2014-06-10 Adc with enhanced and/or adjustable accuracy Abandoned US20150042499A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/300,889 US20150042499A1 (en) 2009-08-11 2014-06-10 Adc with enhanced and/or adjustable accuracy

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US23297809P 2009-08-11 2009-08-11
US13/389,663 US8749419B2 (en) 2009-08-11 2010-08-09 ADC with enhanced and/or adjustable accuracy
PCT/IB2010/002283 WO2011018711A1 (en) 2009-08-11 2010-08-09 Adc with enhanced and/or adjustable accuracy
US14/300,889 US20150042499A1 (en) 2009-08-11 2014-06-10 Adc with enhanced and/or adjustable accuracy

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US13/389,663 Continuation US8749419B2 (en) 2009-08-11 2010-08-09 ADC with enhanced and/or adjustable accuracy
PCT/IB2010/002283 Continuation WO2011018711A1 (en) 2009-08-11 2010-08-09 Adc with enhanced and/or adjustable accuracy

Publications (1)

Publication Number Publication Date
US20150042499A1 true US20150042499A1 (en) 2015-02-12

Family

ID=43244893

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/389,663 Active US8749419B2 (en) 2009-08-11 2010-08-09 ADC with enhanced and/or adjustable accuracy
US14/300,889 Abandoned US20150042499A1 (en) 2009-08-11 2014-06-10 Adc with enhanced and/or adjustable accuracy

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/389,663 Active US8749419B2 (en) 2009-08-11 2010-08-09 ADC with enhanced and/or adjustable accuracy

Country Status (4)

Country Link
US (2) US8749419B2 (en)
EP (1) EP2465201A1 (en)
CN (1) CN102640421A (en)
WO (1) WO2011018711A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017205341A1 (en) * 2016-05-23 2017-11-30 Wiph, Llc Round counter for firearm

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8779961B2 (en) 2011-11-01 2014-07-15 Marvell World Trade Ltd. Scalable successive-approximation-register analog-to-digital converter
US8941518B2 (en) 2012-02-14 2015-01-27 Hittite Microwave Corporation Methods and apparatus for calibrating pipeline analog-to-digital converters having multiple channels
JP6694728B2 (en) * 2016-02-18 2020-05-20 日本電波工業株式会社 Signal processor
TWI572145B (en) * 2016-03-02 2017-02-21 國立臺灣大學 Analog-to-digital converting system and converting method
JP7065336B2 (en) * 2017-02-08 2022-05-12 パナソニックＩｐマネジメント株式会社 Signal processing system and signal processing method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008072130A1 (en) * 2006-12-14 2008-06-19 Nxp B.V. Data processing device comprising adc unit
US7471339B2 (en) * 2004-06-02 2008-12-30 Mstar Semiconductor, Inc. High-speed video signal processing system

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5294926A (en) * 1992-10-09 1994-03-15 Hewlett-Packard Company Timing and amplitude error estimation for time-interleaved analog-to-digital converters
JP4547064B2 (en) * 1999-03-24 2010-09-22 株式会社アドバンテスト A / D converter and calibration device
US6259281B1 (en) * 1999-05-06 2001-07-10 Agilent Technologies, Inc. Parallel analog sampling circuit and analog-to-digital converter system incorporating clock signal generator generating sub-sampling clock signals with fast and precisely-timed edges
JP2002246910A (en) 2001-02-20 2002-08-30 Advantest Corp Interleave a/d conversion mode waveform digitizer
JP2003133954A (en) 2001-10-26 2003-05-09 Agilent Technologies Japan Ltd Calibration method for interleave system a/d converter
US6771203B1 (en) * 2003-04-29 2004-08-03 Analog Devices, Inc. Temporally-interleaved parallel analog-to-digital converters and methods
JP3984284B2 (en) * 2005-01-11 2007-10-03 アンリツ株式会社 Improved time-interleaved analog-to-digital converter and high-speed signal processing system using the same
US7312734B2 (en) * 2005-02-07 2007-12-25 Analog Devices, Inc. Calibratable analog-to-digital converter system
DE102005015429B3 (en) * 2005-04-04 2006-10-19 Infineon Technologies Ag Clock generation for a time-shifted analog-to-digital converter
US7634290B2 (en) 2005-05-31 2009-12-15 Vixs Systems, Inc. Adjusting transmit power of a wireless communication device
US7330140B2 (en) * 2005-07-01 2008-02-12 Texas Instruments Incorporated Interleaved analog to digital converter with compensation for parameter mismatch among individual converters
US7250885B1 (en) * 2006-04-03 2007-07-31 Analog Devices, Inc. System and method for using timing skew estimation with a non-sequential time-interleaved analog-to-digital converter
JP2008166910A (en) * 2006-12-27 2008-07-17 Matsushita Electric Ind Co Ltd Clock signal generator and analog/digital converter
US7528756B2 (en) * 2007-03-22 2009-05-05 Vns Portfolio Llc Analog-to-digital converter system with increased sampling frequency
CN100563110C (en) * 2007-12-19 2009-11-25 北京大学 A kind of forward error compensation bearing calibration and device of pipelined analog-digital converter
GB2457059A (en) 2008-01-31 2009-08-05 Chandler Stephen Anthony Gerar Means for sampling in analogue to digital converters
US7649485B1 (en) * 2008-05-28 2010-01-19 Hrl Laboratories, Llc Multi-rate analog to digital converter with proportional filter bank
US7961123B2 (en) * 2009-07-09 2011-06-14 Texas Instruments Incorporated Time-interleaved analog-to-digital converter

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7471339B2 (en) * 2004-06-02 2008-12-30 Mstar Semiconductor, Inc. High-speed video signal processing system
WO2008072130A1 (en) * 2006-12-14 2008-06-19 Nxp B.V. Data processing device comprising adc unit
US7944383B2 (en) * 2006-12-14 2011-05-17 Nxp B.V. Data processing device comprising ADC unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017205341A1 (en) * 2016-05-23 2017-11-30 Wiph, Llc Round counter for firearm

Also Published As

Publication number Publication date
EP2465201A1 (en) 2012-06-20
US8749419B2 (en) 2014-06-10
CN102640421A (en) 2012-08-15
US20120206286A1 (en) 2012-08-16
WO2011018711A1 (en) 2011-02-17

Similar Documents

Publication Publication Date Title
US20150042499A1 (en) Adc with enhanced and/or adjustable accuracy
JP5189828B2 (en) Analog-digital converter chip and RF-IC chip using the same
CN100563224C (en) The DC drift correction apparatus of the receiver of multiband-hopping communication system and method
US11316525B1 (en) Lookup-table-based analog-to-digital converter
US8248289B2 (en) Power and area efficient interleaved ADC
US10833695B2 (en) Analog-to-digital converter
US7154426B2 (en) Analog-digital converter with advanced scheduling
CN108055039B (en) All-digital calibration module for TIADC sampling time error and calibration method thereof
US7609194B2 (en) Clock signal generating device and analog-digital conversion device
TW201312951A (en) Receiver
US8212699B1 (en) System and method for extending the overload range of a sigma delta ADC system by providing over-range quantization levels
Lei et al. Analysis and design of high performance frequency-interleaved ADC
US10277210B1 (en) Clock skew suppression for time-interleaved clocks
Eloranta et al. A WCDMA transmitter in 0.13 μm CMOS using direct-digital RF modulator
EP2719080A1 (en) Multichannel analog to digital converter apparatus and method for using
KR20190021634A (en) Discrete-time integrator circuit with operational amplifier gain compensation function
Abbaszadeh et al. An efficient postprocessor architecture for channel mismatch correction of time interleaved ADCs
US10693485B1 (en) Adaptive background ADC calibration
US10587283B1 (en) Mismatch compensation in an analog-to-digital converter using reference path reconfiguration
Shu et al. A 10$\sim $15-bit 60-MS/s Floating-Point ADC With Digital Gain and Offset Calibration
Yin et al. A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs
CN111030696A (en) High-precision analog-to-digital converter
EP1207624B1 (en) Distortion compensation technique for flash-type analog-to-digital converters
CN118801908A (en) ADC-based radio frequency front end single-channel strong electromagnetic interference suppression method and device
CN101567981A (en) Time-interleaved analog-digital commutator

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION