US20080261403A1 - Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate - Google Patents

Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate Download PDF

Info

Publication number
US20080261403A1
US20080261403A1 US11/776,881 US77688107A US2008261403A1 US 20080261403 A1 US20080261403 A1 US 20080261403A1 US 77688107 A US77688107 A US 77688107A US 2008261403 A1 US2008261403 A1 US 2008261403A1
Authority
US
United States
Prior art keywords
multilayer structure
sidewalls
etching process
substrate
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/776,881
Inventor
Li Wang
Fengyi Jiang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lattice Power Jiangxi Corp
Original Assignee
Lattice Power Jiangxi Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lattice Power Jiangxi Corp filed Critical Lattice Power Jiangxi Corp
Assigned to LATTICE POWER (JIANGXI) CORPORATION reassignment LATTICE POWER (JIANGXI) CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JIANG, FENGYI, WANG, LI
Priority to KR1020097021735A priority Critical patent/KR20100020936A/en
Priority to AT08748460T priority patent/ATE506701T1/en
Priority to PCT/CN2008/000902 priority patent/WO2008128444A1/en
Priority to DE602008006376T priority patent/DE602008006376D1/en
Priority to JP2010503339A priority patent/JP2010532916A/en
Priority to EP08748460A priority patent/EP2140504B1/en
Publication of US20080261403A1 publication Critical patent/US20080261403A1/en
Priority to US13/177,412 priority patent/US8426325B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H01L33/0062—Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/32—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/323—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
    • H01S5/32308—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength less than 900 nm
    • H01S5/32341—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength less than 900 nm blue laser based on GaN or GaP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/32—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/327—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIBVI compounds, e.g. ZnCdSe-laser

Definitions

  • the present invention relates to techniques for semiconductor device manufacturing. More specifically, the present invention relates to a method for improving device qualities by etching sidewalls of semiconductor devices formed on isolated mesas of a partitioned substrate.
  • Solid-state light-emitting devices are expected to lead the next wave of illumination technologies.
  • High-brightness light-emitting diodes HB-LEDs
  • solid-state lasers continue to beam as the driving force in many critical technological fields, from optical data storage, to optical communication networks, and to medical applications.
  • short wavelength light-emitting devices such as blue and UV LEDs and diode lasers.
  • nitride-based LEDs and lasers e.g., GaN-based LEDs and lasers
  • GaN-based LEDs and lasers not only extends the light-emission spectrum to the green, blue, and ultraviolet region, but also can achieve high light emission efficiency, low power consumption, and long operation lifetime.
  • GaN-based single-crystal substrates however are not commercially available in large quantities. Consequently, other substrate materials, such as silicon (Si), sapphire (Al 2 O 3 ), gallium arsenide (GaAs), and silicon carbide (SiC), are often used as supporting substrates for epitaxial growth of GaN-based semiconductor devices.
  • substrate materials such as silicon (Si), sapphire (Al 2 O 3 ), gallium arsenide (GaAs), and silicon carbide (SiC) are often used as supporting substrates for epitaxial growth of GaN-based semiconductor devices.
  • the heterogeneity between the substrate and the semiconductor devices causes inevitable lattice-constant and thermal-expansion coefficient mismatches.
  • qualities of these nitride-based semiconductor devices such as light emitting efficiency and reliability, can be significantly impacted by such mismatches.
  • the above mismatches can result in high density of dislocations and large in-plane stresses in the epitaxial layers, which can
  • a number of techniques have been introduced to effectively reduce the dislocation density due to the lattice-constant mismatch, for example, by using a buffer layer between the heterogeneous substrate and epitaxial semiconductor layers, or by using an epitaxial lateral overgrowth (ELOG) technique.
  • ELOG epitaxial lateral overgrowth
  • a recently proposed technique can effectively reduce in-plane stresses by “partitioning” a large wafer into individual independent platforms.
  • partitioning the wafer is referred to the process of patterning and forming intersection trenches on the wafer surface without breaking the wafer.
  • deep trenches are patterned and formed (e.g., by etching the substrate) on a flat substrate surface, which divide the substrate surface into isolated “islands” surrounded by trenches.
  • semiconductor multilayer structures are fabricated on the partitioned substrate, and individual devices are formed on isolated single-unit platforms. Because the stress force is proportional to surface area, the stress in each isolated device is significantly reduced and limited.
  • Each platform corresponds to a relatively confined area for film growth, and the boundaries of each platform can have deleterious effect on the multilayer structure near the boundary.
  • One embodiment of the present invention provides a process for obtaining high-quality boundaries for individual multilayer structures which are fabricated on a trench-partitioned substrate.
  • the process receives a trench-partitioned substrate wherein the substrate surface is partitioned into arrays of isolated deposition platforms which are separated by arrays of trenches.
  • the process then forms a multilayer structure, which comprises a first doped layer, an active layer, and a second doped layer, on one of the deposition platforms.
  • the process removes sidewalls of the multilayer structure.
  • the process removes the sidewalls of the multilayer structure by etching the sidewalls using a dry etching process, a wet etching process, or a combined dry etching and wet etching process.
  • the process prior to etching the sidewalls, the process protects non-boundary surface of the multilayer structure with a mask layer, thereby only exposing the boundary region of the multilayer structure to the subsequent etching process.
  • the exposed boundary width is between 2 ⁇ m and 50 ⁇ m.
  • the process controls the dry etching process to at least etch through the active layer of the multilayer structure, wherein the dry etching process is directed perpendicular to the multilayer structure.
  • the dry etching process is an inductively coupled plasma (ICP) etching.
  • ICP inductively coupled plasma
  • the wet etching process uses a H 3 PO 4 based etchant.
  • the H 3 PO 4 based etchant is heated to a temperature greater than 100° C.
  • the process performs the etching process from the underside of the multiple structures by: (1) bonding a supporting structure to the topside of the multiple structures; (2) removing the trench-partitioned substrate to expose the underside of the multiple structures, wherein the multilayer structures are attached to the supporting structure; (3) patterning the underside of the multiple structures to expose undesirable boundary regions of the multiple structures; and (4) removing the sidewalls of the multiple structures corresponding to the undesirable boundary region.
  • FIG. 1A illustrates a technique for stress relief during fabrication of multilayer structures on a substrate surface in accordance with one embodiment of the present invention.
  • FIG. 1B illustrates a cross-sectional view of the trench-partitioned substrate along the horizontal line AA′ in FIG. 1A in accordance with one embodiment of the present invention.
  • FIG. 1C illustrates the cross-sectional view of FIG. 1B after forming isolated multilayer structures.
  • FIG. 2 illustrates an exemplary GaN-based LED structure which corresponds to the multilayer structure in accordance with one embodiment of the present invention.
  • FIG. 3A illustrates the step of patterning an etch mask layer on each multilayer structure in accordance with one embodiment of the present invention.
  • FIG. 3B illustrates the resulting multilayer structures after removing the low-quality boundaries of the multilayer structures in accordance with one embodiment of the present invention.
  • FIG. 3C illustrates the final multilayer structures after mask layer liftoff in accordance with one embodiment of the present invention.
  • FIG. 4 illustrates an exemplary step-by-step process of boundary removal from the underside of the multilayer structure in accordance with one embodiment of the present invention.
  • a conventional semiconductor wafer such as a silicon (Si) wafer
  • Si silicon
  • heterogeneous multilayer semiconductor structures such as a GaN blue LED
  • stress in the multilayer structures arises from lattice-constant and thermal-expansion-coefficient mismatch between the substrate surface and the multilayer structures.
  • stress typically increases with the surface area and thickness of the multilayer structure.
  • the buildup of the stress can eventually lead to cracking of the multilayer structure, which makes it difficult to fabricate high-quality semiconductor devices.
  • FIG. 1A illustrates a technique for stress relief during fabrication of multilayer structures on a substrate surface in accordance with one embodiment of the present invention.
  • a partial region 100 of a substrate surface is patterned (for example, using a photolithography technique) and partitioned with an intersecting trench structure 102 .
  • Forming trench structure 102 can involve any now known or later developed techniques for making trenches on a substrate surface. These techniques can include, but is not limited to, dry etching techniques, wet etching techniques, and mechanical scraping techniques.
  • Trench structure 102 divides up partial substrate 100 into arrays of isolated square platforms 104 , wherein each square platform is only a small portion of the original surface area. Typically, the size of each square platform is determined by the footprint of a single semiconductor device, such as an LED, or a diode laser. In one embodiment of the present invention, each platform has a dimension of approximately 100 ⁇ m to 3000 ⁇ m.
  • alternative platform geometries can be formed by changing the patterns of trenches structure 102 .
  • Some of these alternative geometries can include, but are not limited to: a triangle, a rectangle, a parallelogram, a hexagon, a circle, or other non-regular shapes.
  • FIG. 1B illustrates a cross-sectional view of trench-partitioned substrate along a horizontal line AA′ in FIG. 1A in accordance with one embodiment of the present invention.
  • the sidewalls of intersecting trenches 102 effectively form the sidewalls of the isolated mesa structures, such as mesa 108 , and partial mesas 110 and 112 .
  • Each mesa defines an independent surface area for growing a single semiconductor device.
  • trench structure 102 is sufficiently deep so that multilayer structures formed on two adjacent mesas on each side of a trench are sufficiently uncoupled from each other.
  • the depth of the trench can be 4 ⁇ m. In one embodiment, the depth of trench 102 is greater than twice of the multilayer structure thickness.
  • FIG. 1C illustrates the cross-sectional view of FIG. 1B after forming isolated multilayer structures 114 - 118 in accordance with one embodiment of the present invention.
  • multilayer structure 114 formed on mesa 108 is spatially uncoupled from adjacent multilayer structures 116 and 118 , which are also spatially uncoupled from their respective neighboring structures.
  • each multilayer structure 114 - 118 corresponds to a single semiconductor device. Because the surface area of multilayer structure 114 is significantly smaller than partial substrate 100 , stress in multilayer structure 114 due to the mismatch with the substrate is also significantly reduced. Hence, the problems resulted from large stress in a non-partitioned substrate surface are effectively eliminated by patterning a substrate with deep trenches and by forming individual semiconductor devices on isolated deposition platforms.
  • each multilayer structure is an In x Ga y Al 1-y N (0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1) based light emitting device.
  • a “GaN material” can generally include an In x Ga y Al 1-x-y N (0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1) based compound, which can be a binary, ternary, or quaternary compound, such as GaN, InGaN, GaAlN, and InGaAlN.
  • FIG. 2 illustrates an exemplary GaN-based LED structure 200 which corresponds to multilayer structure 114 in accordance with one embodiment of the present invention.
  • GaN LED 200 has an optional buffer layer 202 , which is epitaxially grown on Si mesa 108 for lattice-constant and/or thermal-expansion coefficient matching purposes.
  • An n-type doped GaN layer 204 is then grown on buffer layer 202 .
  • an InGaN/GaN multi-quantum-well (MQW) active layer 206 and a p-type doped GaN layer 208 are formed on n-type doped layer 204 .
  • MQW InGaN/GaN multi-quantum-well
  • Ohmic-contact layer 210 is formed on p-type doped layer 208 . Formation of Ohmic-contact layer 210 can use any chemical or physical vapor deposition method, such as electron-beam evaporation, filament evaporation, or sputter deposition. Ohmic-contact layer 210 can also be a reflective material with a reflectivity not less than 30%.
  • growing multilayer structure 114 on mesa 108 is subject to “boundary effect.” More specifically, when depositing a layer in the multilayer structure, the deposition rate is more uniform in the central region of the platform but tends to increase towards the boundaries of the platform.
  • outgrown multilayer structure can also form horizontally and wrap over the sidewalls of mesa 108 .
  • multilayer structure 114 can curve over the boundaries and grow in the horizontal direction on the sidewalls of mesa 108 .
  • an as-fabricated multilayer device 114 can have a highly uneven boundaries and outgrown sidewalls. If such a device is an LED device, the low-quality sidewalls can lead to significantly increase in leakage current, and a deteriorating electrostatic discharge (ESD) resistance.
  • ESD electrostatic discharge
  • FIGS. 3A-3C illustrate a process of removing low-quality boundaries of an multilayer structure in accordance with one embodiment of the present invention.
  • FIG. 3A illustrates the step of patterning an etch mask layer on each multilayer structure in accordance with one embodiment of the present invention.
  • etch mask layer 302 of predetermined thickness is patterned over each multilayer structures 304 , 306 (partially shown), and 308 (partially shown).
  • etch mask 302 is designed to protect the high-quality region of the multilayer structure while exposing the low-quality boundary regions 310 of the multilayer structure.
  • mask layer 302 is selective to withstand subsequent etching process, and therefore is chosen based on the type of etching process.
  • the predetermined thickness of mask layer 302 is sufficiently thick to protect the high-quality regions through the etching process. In one embodiment, mask layer 302 has a thickness between 5 ⁇ m and 10 ⁇ m.
  • the etching process is an inductively coupled plasma (ICP) dry etching process and etch mask layer 302 is made of silicon oxide (SiO 2 ).
  • a SiO 2 layer of predetermined thickness is deposited over the multilayer structure surfaces.
  • a photo-resist (PR) layer is spin-coated over the SiO 2 layer.
  • PR photo-resist
  • This PR layer is then patterned and a PR mask similar to etch mask 302 is obtained.
  • the SiO 2 layer is patterned and the PR layer is subsequently removed.
  • the SiO 2 mask is then used to protect the high-quality regions of multilayer structures in the subsequent ICP process.
  • FIG. 3B illustrates the resulting multilayer structures after removing low-quality boundaries 310 of the multilayer structures in accordance with one embodiment of the present invention.
  • new boundaries 312 of multilayer structure 304 are substantially defined by the boundaries of mask layer 302 .
  • Low-quality regions 310 and outgrown structure on the sidewalls of growth mesa of multilayer structure 302 are etched away.
  • Removing low-quality regions 310 can be implemented by using dry etching, wet etching, or a combined dry etching/wet etching process.
  • a dry etching process is typically anisotropic and the resulting sidewalls of multilayer structure 314 are substantially vertical (as shown in FIG. 2B ).
  • the etching process is typically isotropic, and the resulting sidewalls of multilayer structure 314 may be undercut to a certain distance under mask layer 302 .
  • a wet etching process typically has a higher etch rate than using a dry etching process.
  • the etching process may not need to completely go through multilayer stack 200 .
  • the etching process only needs to etch through p-type layer 208 and active layer 206 , while n-type layer 204 and buffer layer 202 are not etched.
  • the inset of FIG. 3B illustrates such a partially etched GaN LED structure.
  • FIG. 3C illustrates the final multilayer structures after mask layer 302 is liftoff in accordance with one embodiment of the present invention.
  • the new boundaries of multilayer structures are high-quality boundaries free of defects and hence are not susceptible to leakage current or ESD problems.
  • the above described etching process is followed by depositing an insulating layer over the structures wherein the insulation layer also covers the sidewalls of the multilayer structures.
  • an insulating layer can help protecting the sidewalls of the multilayer structures from being shorted by subsequent metal deposition processes, such as to form electrodes for the multilayer structures.
  • a conventional substrate is patterned and etched to form square individual deposition platforms.
  • Each square deposition platform has a size of 285 ⁇ m ⁇ 285 ⁇ m.
  • the trench structure that partitioned the substrate has a trench width of 15 ⁇ m and depth of 20 ⁇ m.
  • a GaN blue LED multilayer structure is formed by epitaxial growth using an metal oxide chemical vapor deposition (MOCVD) method, wherein the total thickness of the multilayer structure is 4 ⁇ m.
  • MOCVD metal oxide chemical vapor deposition
  • An oxide mask layer is then deposited and a 2 ⁇ m thick PR layer is then spin-coated over the mask layer, wherein the PR layer is photolithographed to retain the 250 ⁇ m ⁇ 250 ⁇ m central region.
  • the oxide layer is then etched through a photo lithography process to expose 35 ⁇ m wide boundaries on each side of the multilayer structure.
  • the substrate then under goes an ICP dry etching process.
  • the dry etching process removes the exposed low-quality edges and sidewalls of the multilayer structure, hence obtaining high-quality boundaries for the multilayer structure.
  • a conventional substrate is patterned and etched to form diamond-shape individual deposition platforms.
  • Each diamond-shaped deposition platform has a side of 285 ⁇ m and an acute angle of 60°.
  • the trench structure that partitioned the substrate has a trench width of 15 ⁇ m and depth of 30 ⁇ m.
  • a GaN blue LED multilayer structure is formed by epitaxial growth using an MOCVD method, wherein the total thickness of the multilayer structure is 4 ⁇ m.
  • a 6 ⁇ m thick PR layer is then spin-coated over the multilayer structure, wherein the PR layer is photo lithographed to retain a 250 ⁇ m-side diamond shape, which subsequently exposes approximately 35 ⁇ m wide boundaries on each side of the multilayer structure.
  • the substrate is then placed in an ICP machine, and is dry-etched until the active layer of the LED multilayer structure is etched through.
  • the dry etch process removes the exposed low-quality edges and sidewalls of the multilayer structure, hence obtaining high-quality boundaries for the multilayer structure.
  • removing low-quality boundaries 120 in FIG. 1C is performed from the underside of multilayer structure 114 .
  • This technique is typically incorporated into a “flip-chip” style wafer bonding process and involves more steps than the topside etching process of FIG. 3 .
  • FIG. 4 illustrates an exemplary step-by-step process of boundary removal from the underside of the multilayer structure in accordance with one embodiment of the present invention.
  • Step A a silicon substrate 402 is patterned and etched to produce a number of mesas separated by trenches. Each mesa defines the surface area for growing a multilayer structure.
  • multilayer structures 404 are formed above the substrate mesas. Note that in one embodiment, the mesas are sufficiently apart and the trenches are sufficiently deep so that the epitaxial growth of different layers does not create any attachment between two individual structures, thereby significantly reducing the stress associated with lattice-mismatched growth. In one embodiment of the present invention, multilayer structures 404 are GaN-based semiconductor structure 200 . Note that as-deposited multilayer structures 404 have low-quality boundaries due to the boundary effect.
  • a gold bonding-layer 406 is deposited above multilayer structures 404 .
  • gold layer 406 may partially fill the trenches between multilayer structures 404 and also form on the sidewalls of the mesas. Because bonding-layer metal can deposit on the sidewalls and short the P-N junctions, one embodiment of the present invention optionally forms an insulating layer over multilayer structure 404 prior to depositing metal bonding-layer 406 . Note that other metals suitable as a bonding material can also be used.
  • support-structure 408 is attached and adhered to gold bonding-layer 406 .
  • support-structure 408 is a new silicon substrate.
  • Step E silicon deposition substrate 402 is removed using a wet etching process. As a result of removing silicon deposition substrate 402 , the underside of multilayer structures 404 is exposed. Note that the entire structure has been flipped over in Step E and multilayer structures 404 are supported by gold bonding-layer 406 and support-structure 408 .
  • each multilayer structure is patterned with a mask layer 410 , which protects the high-quality region of each multilayer structure while exposing the low-quality region around the structure boundaries, and also exposing the bonding layer on the sidewalls.
  • mask layer 410 is a photo-lithographed PR mask layer.
  • mask layer 410 can be a photo-lithographed metal mask layer which also serves as an Ohmic-contact layer to the LED multi-layer structure.
  • mask layer 410 is a photo-lithographed metal layer as described above except that the PR mask used in patterning the metal layer is retained over the patterned metal layer.
  • mask layer 410 includes both the metal layer and the PR layer to provide more etch protection.
  • Step G low-quality boundaries and sidewalls (including the bonding material on the sidewalls) of multilayer structures are removed using an etching process.
  • the etching process is a wet etching process using a H 3 PO 4 acid bath.
  • GaN or more generally InGaAlN
  • the GaN crystal typically exhibit a hexagonal Wurtzite crystalline structure with a preferred stable growth surface in the (0001) direction.
  • the GaN crystal exhibits a Ga-polarity in the growth direction, which points from the n-type doped layer to the p-doped layer.
  • the removal of the original growth substrates exposes a surface that exhibits a N-polarity.
  • H 3 PO 4 based wet etching A significant benefit of using H 3 PO 4 based wet etching is that the etchant reacts at a high rate with the N-polarity surface of the multi-layer structure, thereby significantly increasing the production speed.
  • the etch rate of the H 3 PO 4 -acid based etchant can be controlled by heating the etchant to a predetermined temperature, wherein a higher temperature corresponds to a higher etching rate.
  • the temperature of the H 3 PO 4 -acid bath is higher than 100° C.
  • the temperature of H 3 PO 4 -acid bath is at 150° C.
  • the etching mask suitable for the H 3 PO 4 wet etching process includes a PR mask, a metal mask, or a PR/metal dual-layer mask. Note that the H 3 PO 4 based wet etching can be much slower when applied to a Ga-polarity surface of the multi-layer structure due to the different properties of the two polarities of a GaN crystal. Therefore, the H 3 PO 4 based wet etching is particularly suitable for removing the low-quality regions from the underside of the structure after the flip-chip process.
  • the etching process is a dry etch process, such as an ICP etching process.
  • a dry etching process is typically anisotropic and perpendicular to the multilayer structure.
  • the resulting sidewalls of multilayer structure 404 are substantially straight.
  • the etching process may not need to completely go through stack 200 .
  • the etching process only needs to etch through buffer layer 202 , n-type layer 204 and active layer 206 while p-type layer 208 is not etched, because the structure has been reversed due to the flip-chip process.
  • Step H mask layer 410 is lifted off etched multilayer structure 404 , wherein the new boundaries of multilayer structure 404 are high-quality boundaries not susceptible to leakage current or ESD problems.
  • an optional deposition step can be performed to coat the multilayer structures, including the sidewalls, with an insulating material. This provides a protection against shorting or contamination on the sidewalls of individual P-N junction structure.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)
  • Element Separation (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)

Abstract

One embodiment of the present invention provides a process for obtaining high-quality boundaries for individual multilayer structures which are fabricated on a trench-partitioned substrate. During operation, the process receives a trench-partitioned substrate wherein the substrate surface is partitioned into arrays of isolated deposition platforms which are separated by arrays of trenches. The process then forms a multilayer structure, which comprises a first doped layer, an active layer, and a second doped layer, on one of the deposition platforms. Next, the process removes sidewalls of the multilayer structure.

Description

    BACKGROUND
  • 1. Field of the Invention
  • The present invention relates to techniques for semiconductor device manufacturing. More specifically, the present invention relates to a method for improving device qualities by etching sidewalls of semiconductor devices formed on isolated mesas of a partitioned substrate.
  • 2. Related Art
  • Solid-state light-emitting devices are expected to lead the next wave of illumination technologies. High-brightness light-emitting diodes (HB-LEDs) are emerging in an increasing number of applications, from light source for display devices to light-bulb replacement for conventional lighting. Meanwhile, solid-state lasers continue to beam as the driving force in many critical technological fields, from optical data storage, to optical communication networks, and to medical applications.
  • In recent years, an increasing demand has emerged for short wavelength light-emitting devices, such as blue and UV LEDs and diode lasers. These short wavelength light-emitting devices are generally based on wide band-gap semiconductor materials, such as the nitride-based InxGayAl1-x-yN (0<=x<=1, 0<=y<=1) materials and zinc oxide-based ZnxMgyCd1-x-yO (0<=x<=1, 0<=y<=1) materials, which both are under intense development worldwide. In particular, recent success in the development of nitride-based LEDs and lasers (e.g., GaN-based LEDs and lasers) not only extends the light-emission spectrum to the green, blue, and ultraviolet region, but also can achieve high light emission efficiency, low power consumption, and long operation lifetime.
  • GaN-based single-crystal substrates however are not commercially available in large quantities. Consequently, other substrate materials, such as silicon (Si), sapphire (Al2O3), gallium arsenide (GaAs), and silicon carbide (SiC), are often used as supporting substrates for epitaxial growth of GaN-based semiconductor devices. The heterogeneity between the substrate and the semiconductor devices causes inevitable lattice-constant and thermal-expansion coefficient mismatches. As a result, qualities of these nitride-based semiconductor devices, such as light emitting efficiency and reliability, can be significantly impacted by such mismatches. In particular, the above mismatches can result in high density of dislocations and large in-plane stresses in the epitaxial layers, which can subsequently lead to device quality deterioration and high probability of cracking of the multilayer structures.
  • A number of techniques have been introduced to effectively reduce the dislocation density due to the lattice-constant mismatch, for example, by using a buffer layer between the heterogeneous substrate and epitaxial semiconductor layers, or by using an epitaxial lateral overgrowth (ELOG) technique. However, these techniques still exhibit deficiencies in eliminating stresses caused by the above mismatches, and cracking in the epitaxial semiconductor layers continues to be a serious problem during fabrication.
  • A recently proposed technique can effectively reduce in-plane stresses by “partitioning” a large wafer into individual independent platforms. Note that “partitioning” the wafer is referred to the process of patterning and forming intersection trenches on the wafer surface without breaking the wafer. Typically, deep trenches are patterned and formed (e.g., by etching the substrate) on a flat substrate surface, which divide the substrate surface into isolated “islands” surrounded by trenches. Next, semiconductor multilayer structures are fabricated on the partitioned substrate, and individual devices are formed on isolated single-unit platforms. Because the stress force is proportional to surface area, the stress in each isolated device is significantly reduced and limited.
  • A problem arises from growing semiconductor multilayer structures on these individual deposition platforms. Each platform corresponds to a relatively confined area for film growth, and the boundaries of each platform can have deleterious effect on the multilayer structure near the boundary.
  • Hence, what is needed is a method and an apparatus that can obtain high-quality boundaries for multilayer semiconductor devices which are fabricated on isolated platforms without the above-described problems.
    • SUMMARY
  • One embodiment of the present invention provides a process for obtaining high-quality boundaries for individual multilayer structures which are fabricated on a trench-partitioned substrate. During operation, the process receives a trench-partitioned substrate wherein the substrate surface is partitioned into arrays of isolated deposition platforms which are separated by arrays of trenches. The process then forms a multilayer structure, which comprises a first doped layer, an active layer, and a second doped layer, on one of the deposition platforms. Next, the process removes sidewalls of the multilayer structure.
  • In a variation of this embodiment, the process removes the sidewalls of the multilayer structure by etching the sidewalls using a dry etching process, a wet etching process, or a combined dry etching and wet etching process.
  • In a further variation of this embodiment, prior to etching the sidewalls, the process protects non-boundary surface of the multilayer structure with a mask layer, thereby only exposing the boundary region of the multilayer structure to the subsequent etching process.
  • In a further variation, the exposed boundary width is between 2 μm and 50 μm.
  • In a further variation, if a dry etching process is used, the process controls the dry etching process to at least etch through the active layer of the multilayer structure, wherein the dry etching process is directed perpendicular to the multilayer structure.
  • In a further variation, the dry etching process is an inductively coupled plasma (ICP) etching.
  • In a further variation, the wet etching process uses a H3PO4 based etchant.
  • In a further variation, the H3PO4 based etchant is heated to a temperature greater than 100° C.
  • In a further variation, the process performs the etching process from the underside of the multiple structures by: (1) bonding a supporting structure to the topside of the multiple structures; (2) removing the trench-partitioned substrate to expose the underside of the multiple structures, wherein the multilayer structures are attached to the supporting structure; (3) patterning the underside of the multiple structures to expose undesirable boundary regions of the multiple structures; and (4) removing the sidewalls of the multiple structures corresponding to the undesirable boundary region.
    • BRIEF DESCRIPTION OF THE FIGURES
  • FIG. 1A illustrates a technique for stress relief during fabrication of multilayer structures on a substrate surface in accordance with one embodiment of the present invention.
  • FIG. 1B illustrates a cross-sectional view of the trench-partitioned substrate along the horizontal line AA′ in FIG. 1A in accordance with one embodiment of the present invention.
  • FIG. 1C illustrates the cross-sectional view of FIG. 1B after forming isolated multilayer structures.
  • FIG. 2 illustrates an exemplary GaN-based LED structure which corresponds to the multilayer structure in accordance with one embodiment of the present invention.
  • FIG. 3A illustrates the step of patterning an etch mask layer on each multilayer structure in accordance with one embodiment of the present invention.
  • FIG. 3B illustrates the resulting multilayer structures after removing the low-quality boundaries of the multilayer structures in accordance with one embodiment of the present invention.
  • FIG. 3C illustrates the final multilayer structures after mask layer liftoff in accordance with one embodiment of the present invention.
  • FIG. 4 illustrates an exemplary step-by-step process of boundary removal from the underside of the multilayer structure in accordance with one embodiment of the present invention.
    •  DETAILED DESCRIPTION
  • The following description is presented to enable any person skilled in the art to make and use the invention, and is provided in the context of a particular application and its requirements. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to other embodiments and applications without departing from the scope of the present invention. Thus, the present invention is not limited to the embodiments shown, but is to be accorded the widest scope consistent with the claims.
    • Partitioning a Substrate for Stress Release
  • When using a conventional semiconductor wafer, such as a silicon (Si) wafer, as a substrate to fabricate heterogeneous multilayer semiconductor structures, such as a GaN blue LED, stress in the multilayer structures arises from lattice-constant and thermal-expansion-coefficient mismatch between the substrate surface and the multilayer structures. Such stress typically increases with the surface area and thickness of the multilayer structure. The buildup of the stress can eventually lead to cracking of the multilayer structure, which makes it difficult to fabricate high-quality semiconductor devices.
  • FIG. 1A illustrates a technique for stress relief during fabrication of multilayer structures on a substrate surface in accordance with one embodiment of the present invention.
  • As seen in FIG. 1A, a partial region 100 of a substrate surface, such as a Si substrate, is patterned (for example, using a photolithography technique) and partitioned with an intersecting trench structure 102. Forming trench structure 102 can involve any now known or later developed techniques for making trenches on a substrate surface. These techniques can include, but is not limited to, dry etching techniques, wet etching techniques, and mechanical scraping techniques.
  • Trench structure 102 divides up partial substrate 100 into arrays of isolated square platforms 104, wherein each square platform is only a small portion of the original surface area. Typically, the size of each square platform is determined by the footprint of a single semiconductor device, such as an LED, or a diode laser. In one embodiment of the present invention, each platform has a dimension of approximately 100 μm to 3000 μm.
  • Note that other than forming square platforms, alternative platform geometries can be formed by changing the patterns of trenches structure 102. Some of these alternative geometries can include, but are not limited to: a triangle, a rectangle, a parallelogram, a hexagon, a circle, or other non-regular shapes.
  • FIG. 1B illustrates a cross-sectional view of trench-partitioned substrate along a horizontal line AA′ in FIG. 1A in accordance with one embodiment of the present invention. As seen in FIG. 1B, the sidewalls of intersecting trenches 102 effectively form the sidewalls of the isolated mesa structures, such as mesa 108, and partial mesas 110 and 112. Each mesa defines an independent surface area for growing a single semiconductor device.
  • Note that when depositing materials on these mesas, deposited material can also accumulate in trenches 102. If neighboring multilayer structures are to be connected with the material in the trench, stress in the multilayer structures can not be efficiently released. Hence, in one embodiment of the present invention, trench structure 102 is sufficiently deep so that multilayer structures formed on two adjacent mesas on each side of a trench are sufficiently uncoupled from each other.
  • For example, for a typical multilayer structure of 4 μm thick, the depth of the trench can be 4 μm. In one embodiment, the depth of trench 102 is greater than twice of the multilayer structure thickness.
  • FIG. 1C illustrates the cross-sectional view of FIG. 1B after forming isolated multilayer structures 114-118 in accordance with one embodiment of the present invention.
  • Note that multilayer structure 114 formed on mesa 108 is spatially uncoupled from adjacent multilayer structures 116 and 118, which are also spatially uncoupled from their respective neighboring structures. In one embodiment, each multilayer structure 114-118 corresponds to a single semiconductor device. Because the surface area of multilayer structure 114 is significantly smaller than partial substrate 100, stress in multilayer structure 114 due to the mismatch with the substrate is also significantly reduced. Hence, the problems resulted from large stress in a non-partitioned substrate surface are effectively eliminated by patterning a substrate with deep trenches and by forming individual semiconductor devices on isolated deposition platforms.
  • In one embodiment of the present invention, each multilayer structure is an InxGayAl1-yN (0≦x≦1, 0≦y≦1) based light emitting device. In the following discussion, a “GaN material” can generally include an InxGayAl1-x-yN (0≦x≦1, 0≦y≦1) based compound, which can be a binary, ternary, or quaternary compound, such as GaN, InGaN, GaAlN, and InGaAlN.
  • FIG. 2 illustrates an exemplary GaN-based LED structure 200 which corresponds to multilayer structure 114 in accordance with one embodiment of the present invention. GaN LED 200 has an optional buffer layer 202, which is epitaxially grown on Si mesa 108 for lattice-constant and/or thermal-expansion coefficient matching purposes. An n-type doped GaN layer 204 is then grown on buffer layer 202. Next, an InGaN/GaN multi-quantum-well (MQW) active layer 206 and a p-type doped GaN layer 208 are formed on n-type doped layer 204.
  • Subsequently, an Ohmic-contact layer 210 is formed on p-type doped layer 208. Formation of Ohmic-contact layer 210 can use any chemical or physical vapor deposition method, such as electron-beam evaporation, filament evaporation, or sputter deposition. Ohmic-contact layer 210 can also be a reflective material with a reflectivity not less than 30%.
  • Referring back to FIG. 1C, note that growing multilayer structure 114 on mesa 108 is subject to “boundary effect.” More specifically, when depositing a layer in the multilayer structure, the deposition rate is more uniform in the central region of the platform but tends to increase towards the boundaries of the platform.
  • This boundary effect is a result of an increasing number of defects and roughness near the boundaries, which create more growth sites for the material being deposited. Consequently, the formed layer is more uniform in the middle region but might become thicker and contain more defects towards the boundaries of the platform. When a newly deposited layer becomes the deposition surface for the next layer, such asperity of the boundaries further aggravates the boundary effect for the growth of the next layer. As a result, multilayer structure 114 is uniform in the middle region but grows thicker and/or irregular (inside circles 120) at the boundaries of mesa 108. Note that under some conditions, structure 114 might not form thicker regions 120 at the boundary of mesa 108. Nevertheless, prominent growth defects can still be present and significantly reduce device performance. Although the examples presented in this disclosure illustrate these thicker regions, such thicker regions are for illustration purposes only and do not limit embodiments of the present invention to such conditions.
  • Furthermore, outgrown multilayer structure can also form horizontally and wrap over the sidewalls of mesa 108. As a result, multilayer structure 114 can curve over the boundaries and grow in the horizontal direction on the sidewalls of mesa 108.
  • Eventually, an as-fabricated multilayer device 114 can have a highly uneven boundaries and outgrown sidewalls. If such a device is an LED device, the low-quality sidewalls can lead to significantly increase in leakage current, and a deteriorating electrostatic discharge (ESD) resistance.
  • It is therefore desirable to remove low-quality boundary regions 120 of multilayer structure 114.
  • Removing Low-Quality Boundaries from the Topside
  • FIGS. 3A-3C illustrate a process of removing low-quality boundaries of an multilayer structure in accordance with one embodiment of the present invention.
  • FIG. 3A illustrates the step of patterning an etch mask layer on each multilayer structure in accordance with one embodiment of the present invention. As shown in FIG. 3A, etch mask layer 302 of predetermined thickness is patterned over each multilayer structures 304, 306 (partially shown), and 308 (partially shown). On each multilayer structure, etch mask 302 is designed to protect the high-quality region of the multilayer structure while exposing the low-quality boundary regions 310 of the multilayer structure. Note that mask layer 302 is selective to withstand subsequent etching process, and therefore is chosen based on the type of etching process. The predetermined thickness of mask layer 302 is sufficiently thick to protect the high-quality regions through the etching process. In one embodiment, mask layer 302 has a thickness between 5 μm and 10 μm.
  • In one embodiment of the present invention, the etching process is an inductively coupled plasma (ICP) dry etching process and etch mask layer 302 is made of silicon oxide (SiO2). In this embodiment, a SiO2 layer of predetermined thickness is deposited over the multilayer structure surfaces. Next, a photo-resist (PR) layer is spin-coated over the SiO2 layer. This PR layer is then patterned and a PR mask similar to etch mask 302 is obtained. Next, using the patterned PR layer as a mask, the SiO2 layer is patterned and the PR layer is subsequently removed. The SiO2 mask is then used to protect the high-quality regions of multilayer structures in the subsequent ICP process.
  • FIG. 3B illustrates the resulting multilayer structures after removing low-quality boundaries 310 of the multilayer structures in accordance with one embodiment of the present invention. As is observed, new boundaries 312 of multilayer structure 304 are substantially defined by the boundaries of mask layer 302. Low-quality regions 310 and outgrown structure on the sidewalls of growth mesa of multilayer structure 302 are etched away.
  • Removing low-quality regions 310 can be implemented by using dry etching, wet etching, or a combined dry etching/wet etching process. Note that a dry etching process is typically anisotropic and the resulting sidewalls of multilayer structure 314 are substantially vertical (as shown in FIG. 2B). On the other hand, if a wet etching process is used, the etching process is typically isotropic, and the resulting sidewalls of multilayer structure 314 may be undercut to a certain distance under mask layer 302. However, a wet etching process typically has a higher etch rate than using a dry etching process.
  • Note that when etching a GaN LED structure as is shown in FIG. 2, the etching process may not need to completely go through multilayer stack 200. In one embodiment, the etching process only needs to etch through p-type layer 208 and active layer 206, while n-type layer 204 and buffer layer 202 are not etched. The inset of FIG. 3B illustrates such a partially etched GaN LED structure.
  • FIG. 3C illustrates the final multilayer structures after mask layer 302 is liftoff in accordance with one embodiment of the present invention. The new boundaries of multilayer structures are high-quality boundaries free of defects and hence are not susceptible to leakage current or ESD problems.
  • In one embodiment of the present invention, the above described etching process is followed by depositing an insulating layer over the structures wherein the insulation layer also covers the sidewalls of the multilayer structures. Note that such an insulating layer can help protecting the sidewalls of the multilayer structures from being shorted by subsequent metal deposition processes, such as to form electrodes for the multilayer structures.
    • EXAMPLE 1
  • A conventional substrate is patterned and etched to form square individual deposition platforms. Each square deposition platform has a size of 285 μm×285 μm. The trench structure that partitioned the substrate has a trench width of 15 μm and depth of 20 μm.
  • Next, on each square deposition platform, a GaN blue LED multilayer structure is formed by epitaxial growth using an metal oxide chemical vapor deposition (MOCVD) method, wherein the total thickness of the multilayer structure is 4 μm. An oxide mask layer is then deposited and a 2 μm thick PR layer is then spin-coated over the mask layer, wherein the PR layer is photolithographed to retain the 250 μm×250 μm central region. The oxide layer is then etched through a photo lithography process to expose 35 μm wide boundaries on each side of the multilayer structure.
  • The substrate then under goes an ICP dry etching process. The dry etching process removes the exposed low-quality edges and sidewalls of the multilayer structure, hence obtaining high-quality boundaries for the multilayer structure.
    • EXAMPLE 2
  • A conventional substrate is patterned and etched to form diamond-shape individual deposition platforms. Each diamond-shaped deposition platform has a side of 285 μm and an acute angle of 60°. The trench structure that partitioned the substrate has a trench width of 15 μm and depth of 30 μm.
  • Next, on each diamond-shaped deposition platform, a GaN blue LED multilayer structure is formed by epitaxial growth using an MOCVD method, wherein the total thickness of the multilayer structure is 4 μm. A 6 μm thick PR layer is then spin-coated over the multilayer structure, wherein the PR layer is photo lithographed to retain a 250 μm-side diamond shape, which subsequently exposes approximately 35 μm wide boundaries on each side of the multilayer structure.
  • The substrate is then placed in an ICP machine, and is dry-etched until the active layer of the LED multilayer structure is etched through. The dry etch process removes the exposed low-quality edges and sidewalls of the multilayer structure, hence obtaining high-quality boundaries for the multilayer structure.
  • Removing Low-Quality Boundaries from the Underside
  • In one embodiment of the present invention, removing low-quality boundaries 120 in FIG. 1C is performed from the underside of multilayer structure 114. This technique is typically incorporated into a “flip-chip” style wafer bonding process and involves more steps than the topside etching process of FIG. 3.
  • FIG. 4 illustrates an exemplary step-by-step process of boundary removal from the underside of the multilayer structure in accordance with one embodiment of the present invention.
  • In Step A, a silicon substrate 402 is patterned and etched to produce a number of mesas separated by trenches. Each mesa defines the surface area for growing a multilayer structure.
  • In Step B, multilayer structures 404 are formed above the substrate mesas. Note that in one embodiment, the mesas are sufficiently apart and the trenches are sufficiently deep so that the epitaxial growth of different layers does not create any attachment between two individual structures, thereby significantly reducing the stress associated with lattice-mismatched growth. In one embodiment of the present invention, multilayer structures 404 are GaN-based semiconductor structure 200. Note that as-deposited multilayer structures 404 have low-quality boundaries due to the boundary effect.
  • In Step C, a gold bonding-layer 406 is deposited above multilayer structures 404. Note that gold layer 406 may partially fill the trenches between multilayer structures 404 and also form on the sidewalls of the mesas. Because bonding-layer metal can deposit on the sidewalls and short the P-N junctions, one embodiment of the present invention optionally forms an insulating layer over multilayer structure 404 prior to depositing metal bonding-layer 406. Note that other metals suitable as a bonding material can also be used.
  • In Step D, support-structure 408 is attached and adhered to gold bonding-layer 406. In one embodiment, support-structure 408 is a new silicon substrate.
  • In Step E, silicon deposition substrate 402 is removed using a wet etching process. As a result of removing silicon deposition substrate 402, the underside of multilayer structures 404 is exposed. Note that the entire structure has been flipped over in Step E and multilayer structures 404 are supported by gold bonding-layer 406 and support-structure 408.
  • In Step F, each multilayer structure is patterned with a mask layer 410, which protects the high-quality region of each multilayer structure while exposing the low-quality region around the structure boundaries, and also exposing the bonding layer on the sidewalls. In one embodiment, mask layer 410 is a photo-lithographed PR mask layer. In a further embodiment, mask layer 410 can be a photo-lithographed metal mask layer which also serves as an Ohmic-contact layer to the LED multi-layer structure. In a further embodiment, mask layer 410 is a photo-lithographed metal layer as described above except that the PR mask used in patterning the metal layer is retained over the patterned metal layer. Hence, mask layer 410 includes both the metal layer and the PR layer to provide more etch protection.
  • In Step G, low-quality boundaries and sidewalls (including the bonding material on the sidewalls) of multilayer structures are removed using an etching process.
  • In one embodiment, the etching process is a wet etching process using a H3PO4 acid bath. Note that GaN (or more generally InGaAlN) thin films typically exhibit a hexagonal Wurtzite crystalline structure with a preferred stable growth surface in the (0001) direction. Hence, the GaN crystal exhibits a Ga-polarity in the growth direction, which points from the n-type doped layer to the p-doped layer. As a result, the removal of the original growth substrates exposes a surface that exhibits a N-polarity. A significant benefit of using H3PO4 based wet etching is that the etchant reacts at a high rate with the N-polarity surface of the multi-layer structure, thereby significantly increasing the production speed. Furthermore, the etch rate of the H3PO4-acid based etchant can be controlled by heating the etchant to a predetermined temperature, wherein a higher temperature corresponds to a higher etching rate. In one embodiment, the temperature of the H3PO4-acid bath is higher than 100° C. In a further embodiment, the temperature of H3PO4-acid bath is at 150° C. The etching mask suitable for the H3PO4 wet etching process includes a PR mask, a metal mask, or a PR/metal dual-layer mask. Note that the H3PO4 based wet etching can be much slower when applied to a Ga-polarity surface of the multi-layer structure due to the different properties of the two polarities of a GaN crystal. Therefore, the H3PO4 based wet etching is particularly suitable for removing the low-quality regions from the underside of the structure after the flip-chip process.
  • In a further embodiment, the etching process is a dry etch process, such as an ICP etching process. Note that a dry etching process is typically anisotropic and perpendicular to the multilayer structure. Hence, the resulting sidewalls of multilayer structure 404 are substantially straight. Note that when the dry etching process is applied to the GaN based multilayer structure of FIG. 2, the etching process may not need to completely go through stack 200. In one embodiment, the etching process only needs to etch through buffer layer 202, n-type layer 204 and active layer 206 while p-type layer 208 is not etched, because the structure has been reversed due to the flip-chip process.
  • Finally, in Step H, mask layer 410 is lifted off etched multilayer structure 404, wherein the new boundaries of multilayer structure 404 are high-quality boundaries not susceptible to leakage current or ESD problems. Note that after Step H, an optional deposition step can be performed to coat the multilayer structures, including the sidewalls, with an insulating material. This provides a protection against shorting or contamination on the sidewalls of individual P-N junction structure.
  • The foregoing descriptions of embodiments of the present invention have been presented only for purposes of illustration and description. They are not intended to be exhaustive or to limit the present invention to the forms disclosed. Accordingly, many modifications and variations will be apparent to practitioners skilled in the art. Additionally, the above disclosure is not intended to limit the present invention. The scope of the present invention is defined by the appended claims.

Claims (23)

1. A method for obtaining high-quality boundaries for individual multilayer structures which are fabricated on a trench-partitioned substrate, comprising:
receiving a trench-partitioned substrate wherein the substrate surface is partitioned into arrays of isolated deposition platforms which are separated by arrays of trenches;
forming a multilayer structure, which comprises a first doped layer, an active layer, and a second doped layer, on one of the deposition platforms; and
removing sidewalls of the multilayer structure.
2. The method of claim 1, wherein removing the sidewalls of the multilayer structure involves etching the sidewalls using one of the following:
a dry etching process;
a wet etching process; and
a combined dry etching and wet etching process.
3. The method of claim 2, wherein prior to etching the sidewalls, the method further comprises protecting non-boundary surface of the multilayer structure with a mask layer, thereby only exposing the boundary region of the multilayer structure to the subsequent etching process.
4. The method of claim 3, wherein the exposed boundary width is between 2 μm and 50 μm.
5. The method of claim 2, wherein if a dry etching process is used, the method further comprises controlling the dry etching process to at least etch through the active layer of the multilayer structure, wherein the dry etching process is directed perpendicular to the multilayer structure.
6. The method of claim 2, wherein the dry etching process is an inductively coupled plasma (ICP) etching.
7. The method of claim 2, wherein the wet etching process involves using a H3PO4 based etchant.
8. The method of claim 7, wherein the method comprises heating the H3PO4 based etchant to a temperature greater than 100° C.
9. The method of claim 2, wherein the etching process is performed from the underside of the multiple structures, and wherein the method further comprises:
bonding a supporting structure to the topside of the multiple structures;
removing the trench-partitioned substrate to expose the underside of the multiple structures, wherein the multilayer structures are attached to the supporting structure;
patterning the underside of the multiple structures to expose undesirable boundary regions of the multiple structures; and
removing the sidewalls of the multiple structures corresponding to the undesirable boundary region.
10. The method of claim 9, wherein removing the sidewalls of the multiple structures involves using a H3PO4 based etchant to wet-etch the sidewalls.
11. The method of claim 10, wherein the method comprises heating the H3PO4 based etchant to a temperature greater than 100° C.
12. A semiconductor device obtained by a process for producing high-quality boundaries for individual multilayer structures which are fabricated on a trench-partitioned substrate, the process comprising:
receiving a trench-partitioned substrate wherein the substrate surface is partitioned into arrays of isolated deposition platforms which are separated by arrays of trenches;
forming a multilayer structure, which comprises a first doped layer, an active layer, and a second doped layer, on one of the deposition platforms; and
removing sidewalls of the multilayer structure.
13. The semiconductor device obtained by the process of claim 12, wherein removing the sidewalls of the multilayer structure involves etching the sidewalls using one of the following:
a dry etching process;
a wet etching process; and
a combined dry etching and wet etching process.
14. The semiconductor device obtained by the process of claim 13, wherein prior to etching the sidewalls, the process further comprises protecting non-boundary surface of the multilayer structure with a mask layer, thereby only exposing the boundary region of the multilayer structure to the subsequent etching process.
15. The semiconductor device obtained by the process of claim 14, wherein the exposed boundary width is between 2 μm and 50 μm.
16. The semiconductor device obtained by the process of claim 13, wherein if a dry etching process is used, the process further comprises controlling the dry etching process to at least etch through the active layer of the multilayer structure, wherein the dry etching process is directed perpendicular to the multilayer structure.
17. The semiconductor device obtained by the process of claim 13, wherein the dry etching process is an inductively coupled plasma (ICP) etching.
18. The semiconductor device obtained by the process of claim 13, wherein the wet etching process involves using a H3PO4 based etchant, and wherein the process comprises heating the H3PO4 based etchant to a temperature greater than 100° C.
19. The semiconductor device obtained by the process of claim 18, wherein the process comprises heating the H3PO4 based etchant to a temperature greater than 100° C.
20. The semiconductor device obtained by the process of claim 13, wherein the etching process is performed from the underside of the multiple structures, and wherein the process further comprises:
bonding a supporting structure to the topside of the multiple structures;
removing the trench-partitioned substrate to expose the underside of the multiple structures, wherein the multilayer structures are attached to the supporting structure;
patterning the underside of the multiple structures to expose undesirable boundary regions of the multiple structures; and
removing the sidewalls of the multiple structures corresponding to the undesirable boundary region.
21. The semiconductor device obtained by the process of claim 20, wherein removing the sidewalls of the multiple structures involves using a H3PO4 based etchant to wet-etch the sidewalls.
22. The semiconductor device obtained by the process of claim 21, wherein the process comprises heating the H3PO4 based etchant to a temperature greater than 100° C.
23. A semiconductor device, comprising:
a supporting substrate;
a multilayer structure, which comprises a bottom electrode, a first doped layer, an active layer, a second doped layer, and a top electrode, which is formed on the supporting substrate; and
a bonding layer between the supporting substrate and the multilayer structure, wherein the bonding layer holds the multilayer structure and the supporting substrate together;
wherein the multilayer structure has high-quality sidewalls which are obtained by removing original sidewalls of the multiple structures corresponding to an undesirable boundary region.
US11/776,881 2007-04-20 2007-07-12 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate Abandoned US20080261403A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
KR1020097021735A KR20100020936A (en) 2007-07-12 2008-05-06 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate
AT08748460T ATE506701T1 (en) 2007-04-20 2008-05-06 METHOD FOR HIGH-QUALITY CONSTRUCTION FOR SEMICONDUCTOR DEVICES PRODUCED ON A DIVIDED SUBSTRATE
PCT/CN2008/000902 WO2008128444A1 (en) 2007-04-20 2008-05-06 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate
DE602008006376T DE602008006376D1 (en) 2007-04-20 2008-05-06 HIGH QUALITY LIMITATION METHOD FOR SEMICONDUCTOR ELEMENTS MANUFACTURED ON A SUBSTITUTED SUBSTRATE
JP2010503339A JP2010532916A (en) 2007-07-12 2008-05-06 Method for obtaining high quality boundaries for semiconductor devices fabricated on partitioned substrates
EP08748460A EP2140504B1 (en) 2007-04-20 2008-05-06 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate
US13/177,412 US8426325B2 (en) 2007-04-20 2011-07-06 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200710104428A CN100580905C (en) 2007-04-20 2007-04-20 Method of obtaining high-quality boundary for manufacturing semiconductor device on divided substrate
CN200710104428.0 2007-04-20

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/177,412 Division US8426325B2 (en) 2007-04-20 2011-07-06 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate

Publications (1)

Publication Number Publication Date
US20080261403A1 true US20080261403A1 (en) 2008-10-23

Family

ID=39872642

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/776,881 Abandoned US20080261403A1 (en) 2007-04-20 2007-07-12 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate
US13/177,412 Expired - Fee Related US8426325B2 (en) 2007-04-20 2011-07-06 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/177,412 Expired - Fee Related US8426325B2 (en) 2007-04-20 2011-07-06 Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate

Country Status (6)

Country Link
US (2) US20080261403A1 (en)
EP (1) EP2140504B1 (en)
CN (1) CN100580905C (en)
AT (1) ATE506701T1 (en)
DE (1) DE602008006376D1 (en)
WO (1) WO2008128444A1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110037098A1 (en) * 2009-08-17 2011-02-17 Samsung Electronics Co., Ltd. Substrate structures and methods of manufacturing the same
US8664679B2 (en) 2011-09-29 2014-03-04 Toshiba Techno Center Inc. Light emitting devices having light coupling layers with recessed electrodes
US8698163B2 (en) 2011-09-29 2014-04-15 Toshiba Techno Center Inc. P-type doping layers for use with light emitting devices
US8853668B2 (en) 2011-09-29 2014-10-07 Kabushiki Kaisha Toshiba Light emitting regions for use with light emitting devices
US9012921B2 (en) 2011-09-29 2015-04-21 Kabushiki Kaisha Toshiba Light emitting devices having light coupling layers
US9130068B2 (en) 2011-09-29 2015-09-08 Manutius Ip, Inc. Light emitting devices having dislocation density maintaining buffer layers
US9178114B2 (en) 2011-09-29 2015-11-03 Manutius Ip, Inc. P-type doping layers for use with light emitting devices
US10160000B2 (en) 2012-01-12 2018-12-25 Dai Nippon Printing Co., Ltd. Vapor deposition mask with metal plate
TWI725688B (en) * 2019-12-26 2021-04-21 新唐科技股份有限公司 Semiconductor structure and manufacturing method thereof

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8847249B2 (en) 2008-06-16 2014-09-30 Soraa, Inc. Solid-state optical device having enhanced indium content in active regions
US8767787B1 (en) 2008-07-14 2014-07-01 Soraa Laser Diode, Inc. Integrated laser diodes with quality facets on GaN substrates
US8805134B1 (en) 2012-02-17 2014-08-12 Soraa Laser Diode, Inc. Methods and apparatus for photonic integration in non-polar and semi-polar oriented wave-guided optical devices
US8143148B1 (en) * 2008-07-14 2012-03-27 Soraa, Inc. Self-aligned multi-dielectric-layer lift off process for laser diode stripes
US8284810B1 (en) 2008-08-04 2012-10-09 Soraa, Inc. Solid state laser device using a selected crystal orientation in non-polar or semi-polar GaN containing materials and methods
WO2010017148A1 (en) 2008-08-04 2010-02-11 Soraa, Inc. White light devices using non-polar or semipolar gallium containing materials and phosphors
JP5207944B2 (en) * 2008-12-11 2013-06-12 スタンレー電気株式会社 Manufacturing method of semiconductor light emitting device
US8247886B1 (en) 2009-03-09 2012-08-21 Soraa, Inc. Polarization direction of optical devices using selected spatial configurations
US8634442B1 (en) 2009-04-13 2014-01-21 Soraa Laser Diode, Inc. Optical device structure using GaN substrates for laser applications
US8837545B2 (en) 2009-04-13 2014-09-16 Soraa Laser Diode, Inc. Optical device structure using GaN substrates and growth structures for laser applications
US9531164B2 (en) * 2009-04-13 2016-12-27 Soraa Laser Diode, Inc. Optical device structure using GaN substrates for laser applications
US9800017B1 (en) 2009-05-29 2017-10-24 Soraa Laser Diode, Inc. Laser device and method for a vehicle
US8509275B1 (en) 2009-05-29 2013-08-13 Soraa, Inc. Gallium nitride based laser dazzling device and method
US8427590B2 (en) 2009-05-29 2013-04-23 Soraa, Inc. Laser based display method and system
US8247887B1 (en) 2009-05-29 2012-08-21 Soraa, Inc. Method and surface morphology of non-polar gallium nitride containing substrates
US9250044B1 (en) 2009-05-29 2016-02-02 Soraa Laser Diode, Inc. Gallium and nitrogen containing laser diode dazzling devices and methods of use
US8355418B2 (en) 2009-09-17 2013-01-15 Soraa, Inc. Growth structures and method for forming laser diodes on {20-21} or off cut gallium and nitrogen containing substrates
US8750342B1 (en) 2011-09-09 2014-06-10 Soraa Laser Diode, Inc. Laser diodes with scribe structures
US9583678B2 (en) 2009-09-18 2017-02-28 Soraa, Inc. High-performance LED fabrication
US8905588B2 (en) 2010-02-03 2014-12-09 Sorra, Inc. System and method for providing color light sources in proximity to predetermined wavelength conversion structures
US10147850B1 (en) 2010-02-03 2018-12-04 Soraa, Inc. System and method for providing color light sources in proximity to predetermined wavelength conversion structures
CN101814565A (en) * 2010-03-02 2010-08-25 上海蓝光科技有限公司 Structure of light emitting diode chip and manufacture method thereof
US8451876B1 (en) 2010-05-17 2013-05-28 Soraa, Inc. Method and system for providing bidirectional light sources with broad spectrum
US9450143B2 (en) 2010-06-18 2016-09-20 Soraa, Inc. Gallium and nitrogen containing triangular or diamond-shaped configuration for optical devices
US8816319B1 (en) 2010-11-05 2014-08-26 Soraa Laser Diode, Inc. Method of strain engineering and related optical device using a gallium and nitrogen containing active region
US9048170B2 (en) 2010-11-09 2015-06-02 Soraa Laser Diode, Inc. Method of fabricating optical devices using laser treatment
US8597967B1 (en) 2010-11-17 2013-12-03 Soraa, Inc. Method and system for dicing substrates containing gallium and nitrogen material
CN102569543B (en) * 2010-12-30 2015-09-02 比亚迪股份有限公司 A kind of manufacture method of light-emitting diode chip for backlight unit
US9025635B2 (en) 2011-01-24 2015-05-05 Soraa Laser Diode, Inc. Laser package having multiple emitters configured on a support member
US9595813B2 (en) 2011-01-24 2017-03-14 Soraa Laser Diode, Inc. Laser package having multiple emitters configured on a substrate member
US9093820B1 (en) 2011-01-25 2015-07-28 Soraa Laser Diode, Inc. Method and structure for laser devices using optical blocking regions
US9287684B2 (en) 2011-04-04 2016-03-15 Soraa Laser Diode, Inc. Laser package having multiple emitters with color wheel
US8686431B2 (en) 2011-08-22 2014-04-01 Soraa, Inc. Gallium and nitrogen containing trilateral configuration for optical devices
US8971370B1 (en) 2011-10-13 2015-03-03 Soraa Laser Diode, Inc. Laser devices using a semipolar plane
US8912025B2 (en) 2011-11-23 2014-12-16 Soraa, Inc. Method for manufacture of bright GaN LEDs using a selective removal process
CN105779935A (en) * 2012-01-12 2016-07-20 大日本印刷株式会社 Vapor Deposition Mask Manufacturing Method And Organic Semiconductor Element Manufacturing Method
US9020003B1 (en) 2012-03-14 2015-04-28 Soraa Laser Diode, Inc. Group III-nitride laser diode grown on a semi-polar orientation of gallium and nitrogen containing substrates
US9343871B1 (en) 2012-04-05 2016-05-17 Soraa Laser Diode, Inc. Facet on a gallium and nitrogen containing laser diode
US9978904B2 (en) 2012-10-16 2018-05-22 Soraa, Inc. Indium gallium nitride light emitting devices
WO2014084682A1 (en) * 2012-11-29 2014-06-05 Kim Sungdong Method for exfoliating semiconductor thin film from mother substrate, and method for fabricating semiconductor device using same
CN105556684B (en) 2013-07-22 2019-10-18 亮锐控股有限公司 The method for separating the luminaire being formed on substrate wafer
CN104576865A (en) * 2013-10-25 2015-04-29 广东德力光电有限公司 Stress-released GaN-based LED structure and manufacturing method
US9419189B1 (en) 2013-11-04 2016-08-16 Soraa, Inc. Small LED source with high brightness and high efficiency
US10707308B2 (en) 2017-12-24 2020-07-07 HangZhou HaiCun Information Technology Co., Ltd. Hetero-epitaxial output device array
US11421843B2 (en) 2018-12-21 2022-08-23 Kyocera Sld Laser, Inc. Fiber-delivered laser-induced dynamic light system
US11239637B2 (en) 2018-12-21 2022-02-01 Kyocera Sld Laser, Inc. Fiber delivered laser induced white light system
US12000552B2 (en) 2019-01-18 2024-06-04 Kyocera Sld Laser, Inc. Laser-based fiber-coupled white light system for a vehicle
US11884202B2 (en) 2019-01-18 2024-01-30 Kyocera Sld Laser, Inc. Laser-based fiber-coupled white light system

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5357125A (en) * 1991-09-13 1994-10-18 Fuji Electric Co., Ltd. Power switching semiconductor device including SI thyristor and MOSFET connected in cascade
US5406095A (en) * 1992-08-27 1995-04-11 Victor Company Of Japan, Ltd. Light emitting diode array and production method of the light emitting diode
US5489787A (en) * 1993-07-05 1996-02-06 U.S. Philips Corporation Semiconductor device having an insulated gate field effect transistor and exhibiting thyristor action
US5874747A (en) * 1996-02-05 1999-02-23 Advanced Technology Materials, Inc. High brightness electroluminescent device emitting in the green to ultraviolet spectrum and method of making the same
US6001678A (en) * 1995-03-14 1999-12-14 Mitsubishi Denki Kabushiki Kaisha Insulated gate semiconductor device
US6083769A (en) * 1998-09-29 2000-07-04 Sharp Kabushiki Kaisha Method for producing a light-emitting diode
US6156584A (en) * 1997-03-28 2000-12-05 Rohm Co., Ltd. Method of manufacturing a semiconductor light emitting device
US6294414B1 (en) * 2000-05-04 2001-09-25 Agere Systems Guardian Corp. Method of fabricating heterointerface devices having diffused junctions
US6539039B2 (en) * 2000-04-12 2003-03-25 Nec Corporation Optical semiconductor device and method of manufacturing the same
US6611002B2 (en) * 2001-02-23 2003-08-26 Nitronex Corporation Gallium nitride material devices and methods including backside vias
US6730990B2 (en) * 2000-06-30 2004-05-04 Seiko Epson Corporation Mountable microstructure and optical transmission apparatus
US6730936B2 (en) * 2002-01-11 2004-05-04 Hitachi, Ltd. Light-emitting diode array
US7060518B2 (en) * 2001-04-18 2006-06-13 Nippon Telegraph And Telephone Corporation Semiconductor optical device and the fabrication method
US7282379B2 (en) * 2001-04-24 2007-10-16 Sony Corporation Nitride semiconductor, semiconductor device, and method of manufacturing the same
US20080087875A1 (en) * 2006-10-11 2008-04-17 Feng-Hsu Fan Protection for the epitaxial structure of metal devices
US7572657B2 (en) * 2004-08-20 2009-08-11 Showa Denko K.K. Method for fabrication of semiconductor light-emitting device and the device fabricated by the method

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4680085A (en) * 1986-04-14 1987-07-14 Ovonic Imaging Systems, Inc. Method of forming thin film semiconductor devices
JP3805883B2 (en) * 1997-12-26 2006-08-09 東芝電子エンジニアリング株式会社 Gallium nitride based semiconductor wafer, gallium nitride based semiconductor device, and manufacturing method thereof
JP3338360B2 (en) * 1998-03-23 2002-10-28 三洋電機株式会社 Gallium nitride based semiconductor wafer manufacturing method
JP4121740B2 (en) * 2001-12-19 2008-07-23 三洋電機株式会社 Manufacturing method of semiconductor device
US7030032B2 (en) * 2003-05-13 2006-04-18 Raytheon Company Photodiode passivation technique
CN1697205A (en) * 2005-04-15 2005-11-16 南昌大学 Method for preparing film of indium-gallium-aluminum-nitrogen on silicon substrate and light emitting device

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5357125A (en) * 1991-09-13 1994-10-18 Fuji Electric Co., Ltd. Power switching semiconductor device including SI thyristor and MOSFET connected in cascade
US5406095A (en) * 1992-08-27 1995-04-11 Victor Company Of Japan, Ltd. Light emitting diode array and production method of the light emitting diode
US5489787A (en) * 1993-07-05 1996-02-06 U.S. Philips Corporation Semiconductor device having an insulated gate field effect transistor and exhibiting thyristor action
US6001678A (en) * 1995-03-14 1999-12-14 Mitsubishi Denki Kabushiki Kaisha Insulated gate semiconductor device
US5874747A (en) * 1996-02-05 1999-02-23 Advanced Technology Materials, Inc. High brightness electroluminescent device emitting in the green to ultraviolet spectrum and method of making the same
US6156584A (en) * 1997-03-28 2000-12-05 Rohm Co., Ltd. Method of manufacturing a semiconductor light emitting device
US6083769A (en) * 1998-09-29 2000-07-04 Sharp Kabushiki Kaisha Method for producing a light-emitting diode
US6539039B2 (en) * 2000-04-12 2003-03-25 Nec Corporation Optical semiconductor device and method of manufacturing the same
US6294414B1 (en) * 2000-05-04 2001-09-25 Agere Systems Guardian Corp. Method of fabricating heterointerface devices having diffused junctions
US6730990B2 (en) * 2000-06-30 2004-05-04 Seiko Epson Corporation Mountable microstructure and optical transmission apparatus
US6611002B2 (en) * 2001-02-23 2003-08-26 Nitronex Corporation Gallium nitride material devices and methods including backside vias
US7060518B2 (en) * 2001-04-18 2006-06-13 Nippon Telegraph And Telephone Corporation Semiconductor optical device and the fabrication method
US7282379B2 (en) * 2001-04-24 2007-10-16 Sony Corporation Nitride semiconductor, semiconductor device, and method of manufacturing the same
US6730936B2 (en) * 2002-01-11 2004-05-04 Hitachi, Ltd. Light-emitting diode array
US7572657B2 (en) * 2004-08-20 2009-08-11 Showa Denko K.K. Method for fabrication of semiconductor light-emitting device and the device fabricated by the method
US20080087875A1 (en) * 2006-10-11 2008-04-17 Feng-Hsu Fan Protection for the epitaxial structure of metal devices

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8716749B2 (en) * 2009-08-17 2014-05-06 Samsung Electronics Co., Ltd. Substrate structures and methods of manufacturing the same
US20110037098A1 (en) * 2009-08-17 2011-02-17 Samsung Electronics Co., Ltd. Substrate structures and methods of manufacturing the same
US9299881B2 (en) 2011-09-29 2016-03-29 Kabishiki Kaisha Toshiba Light emitting devices having light coupling layers
US9490392B2 (en) 2011-09-29 2016-11-08 Toshiba Corporation P-type doping layers for use with light emitting devices
US8853668B2 (en) 2011-09-29 2014-10-07 Kabushiki Kaisha Toshiba Light emitting regions for use with light emitting devices
US9012921B2 (en) 2011-09-29 2015-04-21 Kabushiki Kaisha Toshiba Light emitting devices having light coupling layers
US9130068B2 (en) 2011-09-29 2015-09-08 Manutius Ip, Inc. Light emitting devices having dislocation density maintaining buffer layers
US9178114B2 (en) 2011-09-29 2015-11-03 Manutius Ip, Inc. P-type doping layers for use with light emitting devices
US8664679B2 (en) 2011-09-29 2014-03-04 Toshiba Techno Center Inc. Light emitting devices having light coupling layers with recessed electrodes
US8698163B2 (en) 2011-09-29 2014-04-15 Toshiba Techno Center Inc. P-type doping layers for use with light emitting devices
US10160000B2 (en) 2012-01-12 2018-12-25 Dai Nippon Printing Co., Ltd. Vapor deposition mask with metal plate
US10189042B2 (en) 2012-01-12 2019-01-29 Dai Nippon Printing Co., Ltd. Vapor deposition mask with metal plate
US10391511B2 (en) 2012-01-12 2019-08-27 Dai Nippon Printing Co., Ltd. Vapor deposition mask with metal plate
US10894267B2 (en) 2012-01-12 2021-01-19 Dai Nippon Printing Co., Ltd. Vapor deposition mask with metal plate
US11511301B2 (en) 2012-01-12 2022-11-29 Dai Nippon Printing Co., Ltd. Vapor deposition mask with metal plate
TWI725688B (en) * 2019-12-26 2021-04-21 新唐科技股份有限公司 Semiconductor structure and manufacturing method thereof
CN113053996A (en) * 2019-12-26 2021-06-29 新唐科技股份有限公司 Semiconductor structure and manufacturing method thereof
US11502195B2 (en) 2019-12-26 2022-11-15 Nuvoton Technology Corporation Semiconductor structure and manufacturing method thereof

Also Published As

Publication number Publication date
US8426325B2 (en) 2013-04-23
EP2140504A1 (en) 2010-01-06
US20110281422A1 (en) 2011-11-17
EP2140504B1 (en) 2011-04-20
DE602008006376D1 (en) 2011-06-01
ATE506701T1 (en) 2011-05-15
CN100580905C (en) 2010-01-13
WO2008128444A1 (en) 2008-10-30
CN101290908A (en) 2008-10-22
EP2140504A4 (en) 2010-04-28

Similar Documents

Publication Publication Date Title
US8426325B2 (en) Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate
US7485482B2 (en) Method for manufacturing vertical group III-nitride light emitting device
US7704763B2 (en) Highly efficient group-III nitride based light emitting diodes via fabrication of structures on an N-face surface
JP6242688B2 (en) Semiconductor device and manufacturing method
JP4471726B2 (en) Method for producing single crystal sapphire substrate
US9905727B2 (en) Fabrication of thin-film devices using selective area epitaxy
JP7448994B2 (en) A method for fabricating resonant cavities and distributed Bragg reflector mirrors on wings of epitaxial lateral overgrowth regions for vertical cavity surface emitting lasers.
US20050156175A1 (en) High quality nitride semiconductor thin film and method for growing the same
JP2010263236A (en) Method of manufacturing group iii nitride semiconductor light emitting device
KR20050062832A (en) Preparation of nitride semiconductor template for light emitter
US20050079642A1 (en) Manufacturing method of nitride semiconductor device
CN105679904B (en) Optical pumping luminescent device and preparation method of monolithic integrated optical pumping luminescent device
US20120068196A1 (en) Semiconductor light-emitting device and a method of manufacture thereof
JP2008028385A (en) Semiconductor substrate with less defect, semiconductor light emitting devices and method for fabrication thereof
JP2010532916A (en) Method for obtaining high quality boundaries for semiconductor devices fabricated on partitioned substrates
US9876136B2 (en) Separation method of GaN substrate by wet etching
JP2023548799A (en) Small-sized light emitting diode manufactured by regrowth
KR100622818B1 (en) Method of fabricating vertical electrode type light emitting diode
JP2023523546A (en) Method for removing devices using epitaxial lateral overgrowth technique
JP2006186257A (en) Manufacturing method of semiconductor light emitting element, integrated semiconductor light emitting device, apparatus for displaying image, and lighting device
KR101132117B1 (en) Manufacturing Method of Vertical Structure LED Device
WO2023069771A1 (en) Methods for fabricating a vertical cavity surface emitting laser
KR20090079123A (en) A light emitting diode and a method of fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: LATTICE POWER (JIANGXI) CORPORATION, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, LI;JIANG, FENGYI;REEL/FRAME:019684/0973

Effective date: 20070702

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION