TWI421993B - Quad flat no-lead package, method for forming the same, and metal plate for forming the package - Google Patents

Quad flat no-lead package, method for forming the same, and metal plate for forming the package Download PDF

Info

Publication number
TWI421993B
TWI421993B TW099113219A TW99113219A TWI421993B TW I421993 B TWI421993 B TW I421993B TW 099113219 A TW099113219 A TW 099113219A TW 99113219 A TW99113219 A TW 99113219A TW I421993 B TWI421993 B TW I421993B
Authority
TW
Taiwan
Prior art keywords
pad
crystal
bump
sectional area
cross
Prior art date
Application number
TW099113219A
Other languages
Chinese (zh)
Other versions
TW201138038A (en
Inventor
En Min Jow
Original Assignee
Aptos Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aptos Technology Inc filed Critical Aptos Technology Inc
Priority to TW099113219A priority Critical patent/TWI421993B/en
Priority to JP2011099932A priority patent/JP5824236B2/en
Priority to US13/095,843 priority patent/US9171740B2/en
Publication of TW201138038A publication Critical patent/TW201138038A/en
Application granted granted Critical
Publication of TWI421993B publication Critical patent/TWI421993B/en
Priority to US14/863,436 priority patent/US9659842B2/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828—Etching
    • H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/4952—Additional leads the additional leads being a bump or a wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582—Metallic layers on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73257—Bump and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/85464—Palladium (Pd) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Description

四方扁平無導腳之半導體封裝件及其製法及用於製造該半導體封裝件之金屬板Quad flat no-lead semiconductor package, method of manufacturing the same, and metal plate for manufacturing the same

本發明係有關於一種封裝結構及其製法，尤指一種四方扁平無導腳之半導體封裝件(Quad Flat Non Leaded Package,QFN)及其製法。The present invention relates to a package structure and a method of fabricating the same, and more particularly to a quad flat non-lead semiconductor package (QFN) and a method of fabricating the same.

傳統晶片係以導線架(Lead Frame)作為晶片承載件以形成一半導體封裝件，而該導線架主要包括一晶片座及形成於該晶片座周圍之複數導腳，於該晶片座上黏接晶片，並以銲線電性連接該晶片與導腳後，再將封裝樹脂包覆該晶片、晶片座、銲線以及導腳之內段而形成該具導線架之半導體封裝件。The conventional wafer has a lead frame as a wafer carrier to form a semiconductor package, and the lead frame mainly includes a wafer holder and a plurality of lead pins formed around the wafer holder, and the wafer is bonded to the wafer holder. After the wafer and the lead are electrically connected by a bonding wire, the sealing resin is coated with the inner portion of the wafer, the wafer holder, the bonding wire and the lead to form the semiconductor package with the lead frame.

就積體電路技術發展而言，在半導體製程上不斷朝向積集度更高的製程演進，且高密度的構裝結構係為業者追求的目標。而晶片尺寸構裝所採用之承載器(carrier)包括：導線架(lead frame)、軟質基板(flexible substrate)或硬質基板(rigid substrate)等，由於導線架具有成本低，加工容易等特性，為電子產品常用之晶片尺寸構裝類型；其中之四方扁平無接腳構裝(QFN)為以導線架為構裝基材之晶片尺寸構裝(lead frame based CSP)，其特徵在於未設置有外導腳，即未形成有用以與外界電性連接之外導腳，而能縮小整體尺寸。As far as the development of integrated circuit technology is concerned, the semiconductor process is continually evolving toward a more integrated process, and the high-density structure is the goal pursued by the industry. The carrier used for the wafer size assembly includes a lead frame, a flexible substrate, or a rigid substrate. The lead frame has low cost and easy processing. The wafer size configuration type commonly used in electronic products; the quad flat no-pin configuration (QFN) is a lead frame based CSP with a lead frame as a substrate, and is characterized in that it is not provided The guide pin, that is, the guide pin is not formed to be electrically connected to the outside, and the overall size can be reduced.

請參閱第4A圖，係美國專利第6,143,981、6,130,115、及6,198,171號所揭示之以導線架作為晶片承載件之四方扁平無導腳構裝(QFN)之剖視圖；如圖所示，係於具有引腳41之導線架40上固設晶片42，且該晶片42並藉由銲線43電性連接至該引腳41，形成封裝材44以包覆該導線架40、晶片42、及銲線43，並使該導線架40之引腳41的底面外露於該封裝材44表面，使該QFN半導體封裝結構得藉由該外露之引腳41外露表面以直接透過銲錫材料(未以圖式表示)而與外界裝置如印刷電路板(printed circuit board)之外部裝置電性連接。Please refer to FIG. 4A, which is a cross-sectional view of a quad flat no-lead package (QFN) using a lead frame as a wafer carrier as disclosed in U.S. Patent Nos. 6,143,981, 6,130,115, and 6,198,171; The wafer 42 is fixed on the lead frame 40 of the leg 41, and the wafer 42 is electrically connected to the lead 41 by a bonding wire 43 to form a package 44 for covering the lead frame 40, the wafer 42, and the bonding wire 43. The bottom surface of the lead 41 of the lead frame 40 is exposed on the surface of the package 44, so that the exposed surface of the exposed pin 41 is directly transmitted through the solder material (not shown). And electrically connected to an external device such as an external device of a printed circuit board.

惟，上述之習知導線架式結構，所能提供之輸入/輸出數量較少，無法滿足高階產品，且在切單製程後，該引腳有脫落之風險。再者，由於該外露之引腳41與封裝材44表面齊平，當該外露之引腳41上形成銲球46以與外部裝置之印刷電路板電性連接時，如第4B圖所示，該銲球46容易產生橋接(solder bridge)，而導致該引腳41之間產生橋接或短路，而造成電性連接不良的情況。However, the above-mentioned conventional lead frame structure can provide a small number of input/outputs, which cannot satisfy high-order products, and the pin has a risk of falling off after the single-cut process. Moreover, since the exposed pin 41 is flush with the surface of the package 44, when the solder ball 46 is formed on the exposed pin 41 to be electrically connected to the printed circuit board of the external device, as shown in FIG. 4B, The solder ball 46 is prone to a solder bridge, which causes a bridge or short circuit between the pins 41, resulting in poor electrical connection.

為獲得更多之輸入/輸出數量，亦有在銅箔基板上藉由蝕刻方式形成導線架，以得到更多引腳，然而，蝕刻製程步驟繁多且耗時，且不論是前述第4A圖之封裝件或以蝕刻方式得到的導線架，在填入封裝膠體時都存在溢膠之問題，導致無法佈植銲球及影響銲球與引腳之電性連接。此外，蝕刻方式形成之導線架，其結構係分離而不完整，於超音波銲接時常有脫銲的狀況。In order to obtain more input/output quantities, the lead frame is also formed by etching on the copper foil substrate to obtain more pins. However, the etching process steps are numerous and time consuming, and regardless of the aforementioned FIG. 4A. The package or the etched lead frame has the problem of overflowing when filling the encapsulant, which makes it impossible to implant the solder ball and affect the electrical connection between the solder ball and the pin. In addition, the lead frame formed by the etching method has a structure that is separated and incomplete, and is often subjected to desolder welding in ultrasonic welding.

因此，鑒於上述之問題，如何以簡化之製程提供更多的輸入/輸出數量，且避免習知之半導體封裝件之引腳脫落及封裝膠體溢膠等問題，實已成為目前亟欲解決之課題。Therefore, in view of the above problems, how to provide more input/output numbers in a simplified process, and to avoid problems such as pin dropout of the semiconductor package and encapsulation of the gel, has become a problem to be solved.

鑑於上述習知技術之種種缺失，本發明提供一種四方扁平無導腳之半導體封裝件，係包括：置晶墊，其中，在該置晶墊之厚度範圍內，該置晶墊之至少一橫截面面積大於其下方另一橫截面面積；複數凸銲墊，係設於該置晶墊週圍，其中，在該凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積，且該凸銲墊之頂面高於置晶墊之頂面；設置於該置晶墊上之晶片；銲線，電性連接該晶片及各該凸銲墊；以及封裝膠體，係包覆該置晶墊、凸銲墊、晶片及銲線，使該置晶墊及凸銲墊嵌卡於該封裝膠體中並外露出該些凸銲墊及置晶墊之底面。In view of the above-mentioned various deficiencies of the prior art, the present invention provides a quad flat no-lead semiconductor package, comprising: a pad, wherein at least one of the pads is within a thickness range of the pad The cross-sectional area is larger than the other cross-sectional area below the plurality of cross-sectional areas; the plurality of bump pads are disposed around the crystal pad, wherein at least one cross-sectional area of the bump pad is greater than the thickness of the bump pad Another cross-sectional area, and the top surface of the bump pad is higher than the top surface of the crystal pad; the wafer disposed on the crystal pad; the bonding wire electrically connecting the wafer and each of the bump pads; and the encapsulant The crystal pad, the bump pad, the wafer and the bonding wire are coated, and the pad and the bump pad are embedded in the encapsulant and the bottom surfaces of the pad and the pad are exposed.

為得到本發明之半導體封裝件，本發明復提供一種四方扁平無導腳之半導體封裝件之製法，係包括：準備一定義有複數置晶區之金屬板；以模具沖壓該金屬板，以於金屬板上之各該置晶區形成置晶墊，並於該置晶區外圍形成複數凸銲墊，其中，在該置晶墊及凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積，以及該置晶墊之至少一橫截面面積大於其下方另一橫截面面積，且該凸銲墊之底面高於置晶墊之底面；於各該置晶墊上接置晶片；以銲線電性連接該晶片與凸銲墊；於該金屬板、晶片及銲線上覆蓋封裝膠體，使該凸銲墊嵌卡於該封裝膠體中；移除該金屬板底部，使該置晶墊及各該凸銲墊彼此間隔分佈；以及切割該封裝膠體，以形成複數半導體封裝件。In order to obtain the semiconductor package of the present invention, the present invention provides a method for fabricating a quad flat no-lead semiconductor package, comprising: preparing a metal plate defining a plurality of crystal regions; stamping the metal plate with a mold for Each of the crystallizing regions on the metal plate forms a crystal pad, and a plurality of bump pads are formed on the periphery of the crystallizing region, wherein at least one of the bump pads is within a thickness range of the pad and the bump pad The cross-sectional area is larger than the other cross-sectional area underneath, and at least one cross-sectional area of the crystal pad is larger than another cross-sectional area below the bottom surface, and the bottom surface of the protruding pad is higher than the bottom surface of the crystal pad; The wafer is connected to the wafer; the wafer and the bump are electrically connected by a bonding wire; the sealing paste is covered on the metal plate, the wafer and the bonding wire, and the protruding pad is embedded in the encapsulant; the metal is removed The bottom of the board is such that the crystal pad and each of the bump pads are spaced apart from each other; and the encapsulant is cut to form a plurality of semiconductor packages.

於前述之製法中，該模具可包括公模、母模及複數插入件，且該母模具有複數陣列式排列之凹穴以及溝槽，係用以連通位於同一列上之凹穴，其中，該溝槽係供插入件滑設其中，使該凹穴開口面積小於凹穴底面積。In the above method, the mold may include a male mold, a female mold, and a plurality of inserts, and the female mold has a plurality of array-arranged pockets and grooves for connecting the recesses on the same column, wherein The groove is provided for the insert to be slid therein such that the opening area of the recess is smaller than the area of the bottom of the recess.

於另一實施方式中，該沖壓形成該置晶墊及凸銲墊之步驟包括以模具沖壓該金屬板以形成複數置晶墊及凸銲墊；以及壓制該置晶墊及凸銲墊頂面，俾使在該置晶墊及凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積，以及該置晶墊之至少一橫截面面積大於其下方另一橫截面面積。In another embodiment, the step of forming the pad and the bump pad by stamping comprises stamping the metal plate with a die to form a plurality of pad and bump pads; and pressing the top surface of the pad and the bump pad The at least one cross-sectional area of the bump pad is greater than the other cross-sectional area under the thickness of the crystal pad and the bump pad, and at least one cross-sectional area of the pad is greater than Another cross-sectional area.

另一方面，本發明復提供一種用於製造四方扁平無導腳之半導體封裝件之金屬板，係包括：複數凸銲墊，係一體成形於該金屬板上，且該些凸銲墊圍設出置晶區，其中，在該凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積；置晶墊，係位於置晶區，其中，在該置晶墊之厚度範圍內，該置晶墊之至少一橫截面面積大於其下方另一橫截面面積；以及複數孔穴，係對應形成於各該凸銲墊底面。In another aspect, the present invention provides a metal plate for manufacturing a quad flat unguided semiconductor package, comprising: a plurality of bump pads integrally formed on the metal plate, and the bump pads are surrounded Forming a crystal region, wherein at least one cross-sectional area of the bump pad is larger than another cross-sectional area under the thickness of the bump pad; the crystal pad is located in the crystallizing region, wherein At least one cross-sectional area of the crystal pad is larger than another cross-sectional area under the thickness of the crystal pad; and a plurality of holes are formed correspondingly on the bottom surface of each of the bump pads.

由上可知，本發明之半導體封裝件及其製法，係先於金屬板上沖壓出凸銲墊，接置放並電性連接晶片以及形成封裝膠體，之後才進行切單作業，可避免習知技術灌注封裝膠體時之溢膠問題，此外，本發明金屬板上之凸銲墊具有嵌卡之功能，可避免於形成封裝膠體後，凸銲墊自封裝膠體內脫落。又，凸銲墊之頂面高於置晶墊之頂面，可降低打線的高度，縮小整體封裝件之體積。本發明之半導體封裝件及製法，不僅防止溢膠及凸銲墊脫落，更具有簡化製程，提供更多的輸入/輸出數量之優點。It can be seen from the above that the semiconductor package of the present invention and the method for manufacturing the same are that the bump pad is stamped on the metal plate, the wafer is placed and electrically connected, and the package colloid is formed, and then the singulation operation is performed, and the conventional operation can be avoided. In addition, the problem of overflowing the glue when encapsulating the colloid is in addition to the function of embedding the card on the metal plate of the invention, which can prevent the protruding pad from falling off from the encapsulant after forming the encapsulant. Moreover, the top surface of the bump pad is higher than the top surface of the crystal pad, which can reduce the height of the wire and reduce the volume of the whole package. The semiconductor package and the manufacturing method of the invention not only prevent the overflow of the glue and the protruding pad from falling off, but also have the advantages of simplifying the process and providing more input/output numbers.

以下藉由特定的具體實施例說明本發明之實施方式，熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。The other embodiments of the present invention will be readily understood by those skilled in the art from this disclosure.

並須說明的是，本說明書中所敘述之“頂面”與“底面”並非絕對之空間概念，而係隨構成要件之空間關係而變化，亦即，倒置本案圖式中所示之半導體封裝件時，“頂面”即成“底面”而“底面”即成“頂面”。故該等“頂面”、“底面”名詞之使用，係用以說明本發明所揭示之半導體封裝件中構成要件間之連結關係，使本發明所揭示之半導體封裝件在等效之範圍內具有合理之變化與替換，而非用以限定本發明之可實施範圍於一特定之態樣(Embodiment)。It should be noted that the "top surface" and "bottom surface" described in this specification are not absolute spatial concepts, but vary with the spatial relationship of the constituent elements, that is, the semiconductor package shown in the inverted embodiment. When the piece is used, the "top surface" becomes the "bottom surface" and the "bottom surface" becomes the "top surface". Therefore, the use of the terms "top surface" and "bottom surface" is used to describe the connection relationship between constituent elements in the semiconductor package disclosed in the present invention, so that the semiconductor package disclosed in the present invention is within an equivalent range. There are reasonable variations and alternatives, and are not intended to limit the scope of the invention to a particular aspect (Embodiment).

第一實施例First embodiment

請參閱第1A至1E”圖，係說明本發明四方扁平無導腳之半導體封裝件之製法。Please refer to FIGS. 1A to 1E for the fabrication of a quad flat no-lead semiconductor package of the present invention.

如第1A圖所示，準備一定義有複數置晶區11之金屬板10，該金屬板可為銅，此外，該金屬板10上下表面可藉由電鍍形成有金屬層，其可包括選自金、鈀、銀、銅及鎳所組成群組的一種或多種材質，例如，金/鈀/鎳/鈀層依序組成或金/鎳/銅/鎳/銀、金/鎳/銅/銀、鈀/鎳/鈀、金/鎳/金或鈀/鎳/金之多層金屬其中一者所構成。As shown in FIG. 1A, a metal plate 10 defining a plurality of crystallizing regions 11 is prepared, and the metal plate may be copper. Further, the upper and lower surfaces of the metal plate 10 may be formed with a metal layer by electroplating, which may include a metal layer selected from the group consisting of One or more materials of the group consisting of gold, palladium, silver, copper, and nickel, for example, gold/palladium/nickel/palladium layers sequentially or gold/nickel/copper/nickel/silver, gold/nickel/copper/silver One of palladium/nickel/palladium, gold/nickel/gold or palladium/nickel/gold multilayer metal.

如第1B及1B’圖所示，以模具12沖壓該金屬板10，以於金屬板10上之各該置晶區11形成置晶墊19，並於該置晶區11外圍形成複數凸銲墊13，其中，在該置晶墊19及凸銲墊13之厚度h、h’範圍內，該凸銲墊13之至少一橫截面面積大於其下方另一橫截面面積，以及該置晶墊19之至少一橫截面面積大於其下方另一橫截面面積，且該凸銲墊13之底面高於置晶墊19之底面。該凸銲墊13可為鳩尾形或半鳩尾形，如第1B圖所示，該凸銲墊13為鳩尾形，在該凸銲墊13之厚度h範圍內的任意兩個橫截面，上方橫截面之面積大於下方另一橫截面之面積。又，復可包括於沖壓該金屬板之後，形成金屬層於該金屬板上下表面(未圖示)。As shown in FIGS. 1B and 1B', the metal plate 10 is stamped by the mold 12 to form a crystal pad 19 on each of the crystallizing regions 11 on the metal plate 10, and a plurality of projection welding is formed on the periphery of the crystallizing region 11. a pad 13 in which at least one cross-sectional area of the bump pad 13 is larger than another cross-sectional area under the thickness h, h' of the seed pad 19 and the bump pad 13, and the pad At least one cross-sectional area of the 19 is larger than another cross-sectional area underneath, and the bottom surface of the bump pad 13 is higher than the bottom surface of the crystal pad 19. The bump pad 13 may have a dovetail shape or a semi-tail-tail shape. As shown in FIG. 1B, the bump pad 13 has a dovetail shape, and any two cross sections in the thickness h range of the bump pad 13 are horizontally crossed. The area of the cross section is larger than the area of the other cross section below. Further, the composite may include forming a metal layer on a lower surface (not shown) of the metal plate after the metal plate is punched.

在實施上，該模具12包括公模121、母模122及複數插入件123，且如第1B’圖所示之母模122底視圖，該母模122具有複數陣列式排列之凹穴1221以及溝槽1222，係用以連通位於同一列上之凹穴1221，其中，該溝槽1222係供插入件123滑設其中，使該凹穴1221開口面積小於凹穴1221底面積，從而於沖壓後得到鳩尾形之凸銲墊13。In practice, the mold 12 includes a male mold 121, a female mold 122, and a plurality of inserts 123, and a bottom view of the female mold 122 as shown in FIG. 1B', the female mold 122 having a plurality of arrays of pockets 1221 and The groove 1222 is configured to communicate with the recess 1221 located in the same column. The groove 1222 is configured for the insert 123 to be slid therein, so that the opening area of the recess 1221 is smaller than the bottom area of the recess 1221, thereby A dovetail shaped bump pad 13 is obtained.

如第1C圖所示，於各該置晶墊19上接置晶片14，接著以銲線15電性連接該晶片14與凸銲墊13；之後再於該金屬板10、晶片14及銲線15上覆蓋封裝膠體16，由於鳩尾形凸銲墊13之任一橫截面之面積皆大於下方另一橫截面之面積(在本發明中，凸銲墊13內之孔穴131橫截面亦計算於凸銲墊13的橫截面)，例如頂面面積大於底面面積，俾使該凸銲墊13嵌卡於該封裝膠體16中，此外，因該凸銲墊13之底面高於置晶墊19之底面，以及凸銲墊13之頂面高於置晶墊19之頂面，可降低打線的高度，縮小整體封裝件之體積，再者，因金屬板為連續結構，可減少超音波銲接時脫銲的缺陷。又因為形成封裝膠體時，該金屬板仍為連續結構，更可防止溢膠的問題。As shown in FIG. 1C, the wafer 14 is attached to each of the crystal pad 19, and then the wafer 14 and the bump pad 13 are electrically connected by a bonding wire 15; and then the metal plate 10, the wafer 14 and the bonding wire are further connected thereto. 15 covers the encapsulant 16 , because the area of any cross section of the dovetail pad 13 is larger than the area of the other cross section below (in the present invention, the cross section of the cavity 131 in the bump pad 13 is also calculated from the convex The cross section of the solder pad 13 , for example, the top surface area is larger than the bottom surface area, so that the bump pad 13 is embedded in the encapsulant 16 , and further, the bottom surface of the bump pad 13 is higher than the bottom surface of the pad 19 And the top surface of the bump pad 13 is higher than the top surface of the crystal pad 19, which can reduce the height of the wire and reduce the volume of the whole package. Moreover, since the metal plate has a continuous structure, the welding can be reduced during ultrasonic welding. Defects. Moreover, since the metal plate is still in a continuous structure when the encapsulant is formed, the problem of overflowing can be prevented.

如第1D圖所示，以銑刀或蝕刻等方式移除該金屬板10底部，使各該該置晶墊19及凸銲墊13彼此間隔分佈。復參閱第1D’圖，不同於第1D圖中該置晶墊19及凸銲墊13底部與封裝膠體底部齊平，在移除該金屬板10底部時，由於沖壓時可設定沖壓深度，得以於移除金屬板10視需要令得到的置晶墊及凸銲墊13底面對應形成孔穴131，如第1E圖所示，該孔穴可供銲球17佈設其中，在銲球17與凸銲墊之間提供較佳的接合強度，最後切割該封裝膠體16，以形成複數半導體封裝件1。另一方面，當相鄰兩封裝單元具有共用之凸銲墊時，於執行切割步驟，可如第1E’圖所示，切割封裝膠體16及相鄰兩半導體封裝件共用的凸銲墊13，以令所得之半導體封裝件之最外圍凸銲墊13側邊外露，並與封裝膠體16側邊齊平。當然亦可如第1E圖所示，相鄰兩封裝單元不具有共用之凸銲墊13，封裝膠體16則包覆住凸銲墊13側邊。As shown in FIG. 1D, the bottom of the metal plate 10 is removed by milling or etching, and the respective pad 19 and the bump pad 13 are spaced apart from each other. Referring to FIG. 1D', the bottom of the crystal pad 19 and the bump pad 13 are flush with the bottom of the encapsulant in the first DD. When the bottom of the metal plate 10 is removed, the punching depth can be set when punching. To remove the metal plate 10, if necessary, the bottom surface of the crystal pad and the bump pad 13 are formed corresponding to the hole 131. As shown in FIG. 1E, the hole can be disposed in the solder ball 17, in the solder ball 17 and the bump pad. A preferred bonding strength is provided therebetween, and the encapsulant 16 is finally cut to form a plurality of semiconductor packages 1. On the other hand, when the adjacent two package units have a common bump pad, the cutting step can be performed, as shown in FIG. 1E', and the bump pad 13 shared by the package body 16 and the adjacent two semiconductor packages can be cut. The outermost protruding pad 13 of the obtained semiconductor package is exposed to the side and flush with the side of the encapsulant 16 . Of course, as shown in FIG. 1E, the adjacent two package units do not have a common protruding pad 13 , and the encapsulant 16 covers the side of the bump pad 13 .

此外，如第1E”圖所示，復可包括於移除該金屬板10後，於該封裝膠體16底面上形成防銲層18，且令該防銲層18具有複數供對應露出各該置晶墊19及凸銲墊13的防銲層開孔181。本實例中，雖以具有孔穴131之凸銲墊13做說明，但不以此態樣為限。In addition, as shown in FIG. 1E, the composite may include forming a solder resist layer 18 on the bottom surface of the encapsulant 16 after removing the metal plate 10, and having the solder resist layer 18 having a plurality of corresponding portions The solder mask 19 and the solder resist opening 181 of the bump pad 13. In this example, although the bump pad 13 having the hole 131 is described, it is not limited to this aspect.

第二實施例Second embodiment

本實施例與前述製法大致相同，其差異在於不同的沖壓方式。如第2A至2C圖所示之沖壓形成該置晶墊及凸銲墊之步驟，包括先以包括上模221及下模222之模具22沖壓該金屬板20以形成複數置晶墊29及凸銲墊23；以及再次，壓制該置晶墊29及凸銲墊23頂面，俾使在該置晶墊29及凸銲墊23之厚度範圍內，即便凸銲墊23頂面並非最大的面積，仍存在至少一橫截面面積大於其下方另一橫截面面積之關係，以於形成封裝膠體後，令凸銲墊23嵌卡於於封裝膠體中，同樣地，使該置晶墊29之至少一橫截面面積大於其下方另一橫截面面積。具體而言，如第2B圖所示，係可利用另一上模221’再次壓制該置晶墊29及凸銲墊23頂面，最後脫模即可得到具有凸銲墊23之金屬板20。This embodiment is substantially the same as the above-described manufacturing method, and the difference lies in different pressing methods. The steps of forming the crystal pad and the bump pad as shown in FIGS. 2A to 2C include first stamping the metal plate 20 with a mold 22 including an upper mold 221 and a lower mold 222 to form a plurality of crystal pads 29 and convex portions. The pad 23; and again, pressing the top surface of the pad 29 and the bump pad 23 so that the top surface of the bump pad 23 is not the largest area within the thickness range of the pad 29 and the bump pad 23 There is still a relationship that at least one cross-sectional area is larger than another cross-sectional area underneath, so that after forming the encapsulant, the bump pad 23 is embedded in the encapsulant, and similarly, the pad 29 is at least A cross-sectional area is greater than another cross-sectional area below it. Specifically, as shown in FIG. 2B, the top surface of the crystal pad 29 and the bump pad 23 can be pressed again by using another upper mold 221', and finally the metal sheet 20 having the bump pad 23 can be obtained by demolding. .

第三實施例Third embodiment

本實施例與前述製法大致相同，其差異在於置晶墊外形。如第3A圖所示，沖壓該金屬板30之步驟復包含以模具32沖壓置晶區31形成置晶墊38，該置晶墊38由複數個凸墊381所構成，其外形可與凸銲墊33相同。同樣地，在該置晶墊38之厚度範圍內，該置晶墊38之至少一橫截面面積大於其下方另一橫截面面積。This embodiment is substantially the same as the above-described manufacturing method, and the difference lies in the shape of the crystal pad. As shown in FIG. 3A, the step of stamping the metal plate 30 further comprises forming a crystal pad 38 by stamping the crystal region 31 with the mold 32. The crystal pad 38 is composed of a plurality of bump pads 381, and the shape can be convex welded. Pad 33 is the same. Similarly, at least one cross-sectional area of the crystal pad 38 is greater than the other cross-sectional area below the thickness of the crystal pad 38.

根據前述之製法，本發明提供一種四方扁平無導腳之半導體封裝件1、3，如第1E及3C圖所示，該半導體封裝件1、3係包括：置晶墊19、38，其中，在該置晶墊19、38之厚度範圍內，該置晶墊之至少一橫截面面積大於其下方另一橫截面面積；複數凸銲墊13、33，係設於該置晶墊19、38週圍，其中，在該凸銲墊13、33之厚度範圍內，該凸銲墊13、33之至少一橫截面面積大於其下方另一橫截面面積，且該凸銲墊13、33之頂面高於置晶墊19、38之頂面；晶片14、34，係設置於該置晶墊19、38上；銲線15、35，電性連接該晶片14、34及各該凸銲墊13、33；以及封裝膠體16、36，係包覆該置晶墊19、38、凸銲墊13、33、晶片14、34及銲線15、35，使該置晶墊19、38及凸銲墊13、33嵌卡於該封裝膠體16、36中並外露出該些凸銲墊13、33及置晶墊19、38之底面。此外，該凸銲墊13、33及置晶墊19、38底面可接置有銲球17、37。According to the foregoing method, the present invention provides a quad flat no-lead semiconductor package 1, 3, as shown in FIGS. 1E and 3C, the semiconductor package 1, 3 includes: a pad 19, 38, wherein In the thickness range of the crystal pad 19, 38, at least one cross-sectional area of the crystal pad is larger than another cross-sectional area under the crystal pad; the plurality of bump pads 13, 33 are disposed on the pad 19, 38 Around, wherein, in the thickness range of the bump pads 13, 33, at least one cross-sectional area of the bump pads 13, 33 is larger than another cross-sectional area under the bump pads 13, 33, and the top surface of the bump pads 13, 33 The top surfaces of the pads 19 and 38 are disposed on the wafer pads 19 and 38. The bonding wires 15 and 35 are electrically connected to the wafers 14, 34 and the bump pads 13 respectively. And 33; and the encapsulant 16, 36, covering the crystal pad 19, 38, the bumps 13, 33, the wafers 14, 34 and the bonding wires 15, 35, so that the crystal pads 19, 38 and projection welding The pads 13 and 33 are embedded in the encapsulants 16 and 36 and expose the bottom surfaces of the bump pads 13 and 33 and the pad pads 19 and 38. In addition, solder balls 17, 37 may be attached to the bottom surfaces of the bump pads 13, 33 and the pad pads 19, 38.

在本發明之半導體封裝件中，該凸銲墊13及置晶墊19可為如第1E圖所示之鳩尾形，或者可為半鳩尾形或其他形狀。In the semiconductor package of the present invention, the bump pad 13 and the pad 19 may have a dovetail shape as shown in FIG. 1E, or may have a semi-tail shape or other shape.

如第1E’圖所示，該半導體封裝件復可包括防銲層18，係形成於該封裝膠體16底面上，且該防銲層18具有複數供對應露出各該置晶墊19及凸銲墊13的防銲層開孔181。As shown in FIG. 1E', the semiconductor package further includes a solder resist layer 18 formed on the bottom surface of the encapsulant 16 and having a plurality of solder resist layers 18 for correspondingly exposing each of the crystal pads 19 and the projection soldering The solder resist layer opening 181 of the pad 13.

另一方面，根據前述之製法，本發明提供一種用於製造四方扁平無導腳之半導體封裝件之金屬板，如第1C圖所示，該金屬板10係包括：複數凸銲墊13，係一體成形於該金屬板10上，且該些凸銲墊13圍設出置晶區11，其中，在該凸銲墊13之厚度範圍內，該凸銲墊13之至少一橫截面面積大於其下方另一橫截面面積；置晶墊19，係位於置晶區11，其中，在該置晶墊19之厚度範圍內，該置晶墊19之至少一橫截面面積大於其下方另一橫截面面積；以及複數孔穴131，係對應形成於各該凸銲墊13底面。On the other hand, according to the foregoing method, the present invention provides a metal plate for manufacturing a quad flat unguided semiconductor package. As shown in FIG. 1C, the metal plate 10 includes: a plurality of bump pads 13 The protruding pads 13 are integrally formed on the metal plate 10, and the protruding pads 13 surround the crystalline regions 11 , wherein at least one cross-sectional area of the protruding pads 13 is greater than the thickness of the protruding pads 13 The other cross-sectional area is lower; the crystal pad 19 is located in the crystallizing region 11, wherein at least one cross-sectional area of the crystal pad 19 is larger than the other cross-section below the crystallizing pad 19 The area and the plurality of holes 131 are formed on the bottom surface of each of the protruding pads 13.

本發明之半導體封裝件及其製法，係先於金屬板上沖壓出凸銲墊，接置放並電性連接晶片以及形成封裝膠體，之後才進行切單作業，可避免習知技術灌注封裝膠體時之溢膠問題，此外，本發明金屬板上之置晶墊及凸銲墊具有嵌卡之功能，可避免於形成封裝膠體後，凸銲墊自封裝膠體內脫落，而提升可靠度。又較佳地，沖壓之方式亦可使該置晶墊高度低於凸銲墊，有利於降低封裝件之高度，縮小體積提升導熱性能，本發明之半導體封裝件及製法，不僅防止溢膠及凸銲墊脫落，更具有簡化製程，提供更多的輸入/輸出數量之優點。The semiconductor package of the present invention and the method for manufacturing the same are characterized in that a bump pad is stamped on a metal plate, and the wafer is connected and electrically connected to form a package colloid, and then the dicing operation is performed, thereby avoiding the conventional technique of injecting the package colloid. In addition, the crystal pad and the bump pad on the metal plate of the invention have the function of embedding the card, which can prevent the bump pad from falling off from the package gel after forming the package colloid, thereby improving the reliability. In addition, the stamping method can also make the pad height lower than the bump pad, which is advantageous for reducing the height of the package and reducing the volume to improve the thermal conductivity. The semiconductor package and the method of the invention not only prevent overflow and The bump pad is detached, which simplifies the process and provides more input/output quantities.

上述實施例係用以例示性說明本發明之原理及其功效，而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下，對上述實施例進行修改。因此本發明之權利保護範圍，應如後述之申請專利範圍所列。The above embodiments are intended to illustrate the principles of the invention and its effects, and are not intended to limit the invention. Any of the above-described embodiments may be modified by those skilled in the art without departing from the spirit and scope of the invention. Therefore, the scope of protection of the present invention should be as set forth in the appended claims.

1、3．．．半導體封裝件1, 3. . . Semiconductor package

10、20、30．．．金屬板10, 20, 30. . . Metal plate

11、31．．．置晶區11, 31. . . Crystal zone

12、22、32．．．模具12, 22, 32. . . Mold

121．．．公模121. . . Public model

122．．．母模122. . . Master model

123．．．插入件123. . . Insert

1221．．．凹穴1221. . . Pocket

1222．．．溝槽1222. . . Trench

13、23、33．．．凸銲墊13, 23, 33. . . Projection pad

131．．．孔穴131. . . hole

14、34、42．．．晶片14, 34, 42. . . Wafer

15、35、43．．．銲線15, 35, 43. . . Welding wire

16、36．．．封裝膠體16, 36. . . Encapsulant

17、37、46．．．銲球17, 37, 46. . . Solder ball

18．．．防銲層18. . . Solder mask

181．．．開孔181. . . Opening

221、221’．．．上模221, 221’. . . Upper mold

222．．．下模222. . . Lower die

19、29、38．．．置晶墊19, 29, 38. . . Crystal pad

381．．．凸墊381. . . Convex pad

40．．．導線架40. . . Lead frame

41．．．引腳41. . . Pin

44．．．封裝材44. . . Packaging material

第1A至1E”圖係為本發明四方扁平無導腳之半導體封裝件之製法示意圖，其中，第1B’圖為第1B圖之母模的底視圖；第1D’圖為具有孔穴之半導體封裝件示意圖，第1E圖為凸銲墊與封裝膠體側邊齊平之半導體封裝件示意圖；以及第1E’圖為具有防銲層之半導體封裝件示意圖；1A to 1E" is a schematic view of a method for fabricating a quad flat no-lead semiconductor package of the present invention, wherein FIG. 1B' is a bottom view of the master of FIG. 1B; and FIG. 1D' is a semiconductor package having holes. FIG. 1E is a schematic view of a semiconductor package in which a bump pad is flush with a side of a package body; and FIG. 1E' is a schematic view of a semiconductor package having a solder resist layer;

第2A至2C圖係為本發明形成凸銲墊之另一製法示意圖；2A to 2C are schematic views showing another method of forming a bump pad of the present invention;

第3A至3C圖係為本發明另一沖壓形成置晶墊之製法示意圖，其中，第3C圖係具有置晶墊之半導體封裝件示意圖；以及3A to 3C are schematic views showing another method of forming a stamping pad in the present invention, wherein FIG. 3C is a schematic view of a semiconductor package having a pad; and

第4A及4B圖係習知以導線架作為晶片承載件之四方扁平無接腳構裝(QFN)之剖視圖。4A and 4B are cross-sectional views of a conventional quad flat no-pin configuration (QFN) using a lead frame as a wafer carrier.

1．．．半導體封裝件1. . . Semiconductor package

11．．．置晶區11. . . Crystal zone

13．．．凸銲墊13. . . Projection pad

14．．．晶片14. . . Wafer

15．．．銲線15. . . Welding wire

16．．．封裝膠體16. . . Encapsulant

Claims (12)

一種四方扁平無導腳之半導體封裝件，係包括：置晶墊，其中，在該置晶墊之厚度範圍內，該置晶墊之至少一橫截面面積大於其下方另一橫截面面積；複數凸銲墊，係設於該置晶墊週圍，其中，在該凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積，且該凸銲墊之頂面高於置晶墊之頂面；晶片，係設置於該置晶墊上；銲線，電性連接該晶片及各該凸銲墊；以及封裝膠體，係包覆該置晶墊、凸銲墊、晶片及銲線，使該置晶墊及凸銲墊嵌卡於該封裝膠體中並外露出該些凸銲墊及置晶墊之底面。 A quad flat no-lead semiconductor package, comprising: a crystal pad, wherein at least one cross-sectional area of the crystal pad is larger than another cross-sectional area under the thickness of the crystal pad; a bump pad is disposed around the pad, wherein at least one cross-sectional area of the bump pad is greater than another cross-sectional area under the thickness of the bump pad, and the bump pad is The top surface is higher than the top surface of the crystal pad; the wafer is disposed on the crystal pad; the bonding wire is electrically connected to the wafer and each of the protruding pads; and the encapsulant is coated with the crystal pad and the projection welding The pad, the wafer and the bonding wire are embedded in the encapsulant and exposed to the bottom surface of the protruding pad and the pad. 如申請專利範圍第1項所述之半導體封裝件，其中，該凸銲墊為鳩尾形或半鳩尾形。 The semiconductor package of claim 1, wherein the bump pad is dovetail or semi-tailed. 如申請專利範圍第1項所述之半導體封裝件，其中，該置晶墊為鳩尾形或半鳩尾形。 The semiconductor package of claim 1, wherein the crystal pad is dovetail or semi-tailed. 如申請專利範圍第1項所述之半導體封裝件，復包括防銲層，係形成於該封裝膠體底面上，且該防銲層具有複數供對應露出各該置晶墊及凸銲墊的防銲層開孔。 The semiconductor package of claim 1, further comprising a solder resist layer formed on a bottom surface of the encapsulant, wherein the solder resist layer has a plurality of layers for preventing exposure of each of the crystal pad and the bump pad The weld layer is opened. 一種四方扁平無導腳之半導體封裝件之製法，係包括：準備一定義有複數置晶區之金屬板；以模具沖壓該金屬板，以於金屬板上之各該置晶區形成置晶墊，並於該置晶區外圍形成複數凸銲墊，其 中，在該置晶墊及凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積，以及該置晶墊之至少一橫截面面積大於其下方另一橫截面面積，且該凸銲墊之底面高於置晶墊之底面；於各該置晶墊上接置晶片；以銲線電性連接該晶片與凸銲墊；於該金屬板、晶片及銲線上覆蓋封裝膠體，使該凸銲墊嵌卡於該封裝膠體中；移除該金屬板底部，使該置晶墊及各該凸銲墊彼此間隔分佈；以及切割該封裝膠體，以形成複數半導體封裝件。 A method for fabricating a quad flat no-lead semiconductor package includes: preparing a metal plate defining a plurality of crystal regions; stamping the metal plate with a mold to form a crystal pad on each of the crystal regions on the metal plate And forming a plurality of bump pads on the periphery of the crystal region, The at least one cross-sectional area of the bump pad is greater than the other cross-sectional area under the thickness of the pad and the bump pad, and at least one cross-sectional area of the pad is greater than a cross-sectional area, and a bottom surface of the bump pad is higher than a bottom surface of the crystal pad; a wafer is attached to each of the crystal pad; the wafer and the bump pad are electrically connected by a bonding wire; and the metal plate and the wafer are The soldering wire covers the encapsulant, and the protruding pad is embedded in the encapsulant; the bottom of the metal plate is removed, the pad and the protruding pads are spaced apart from each other; and the encapsulant is cut to form a plurality of Semiconductor package. 如申請專利範圍第5項所述之半導體封裝件之製法，其中，該模具包括公模、母模及複數插入件，且該母模具有複數陣列式排列之凹穴以及溝槽，係用以連通位於同一列上之凹穴，其中，該溝槽係供插入件滑設其中，使該凹穴開口面積小於凹穴底面積。 The method of manufacturing the semiconductor package of claim 5, wherein the mold comprises a male mold, a female mold and a plurality of inserts, and the female mold has a plurality of array-arranged recesses and grooves for The recesses are connected to the same row, wherein the grooves are provided for the insert to slide therein such that the recess opening area is smaller than the recessed bottom area. 如申請專利範圍第5項所述之半導體封裝件之製法，其中，沖壓形成該置晶墊及凸銲墊之步驟包括以模具沖壓該金屬板以形成複數置晶墊及凸銲墊；以及壓制該置晶墊及凸銲墊頂面，俾使在該置晶墊及凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積，以及該置晶墊之至少一橫截面面積大於其下方另一橫截面面積。 The method of manufacturing a semiconductor package according to claim 5, wherein the step of stamping the pad and the bump pad comprises stamping the metal plate with a die to form a plurality of pad and bump pads; and pressing The top surface of the crystal pad and the bump pad, wherein at least one cross-sectional area of the bump pad is larger than another cross-sectional area under the thickness of the pad and the bump pad, and the crystal At least one cross-sectional area of the mat is greater than another cross-sectional area below it. 如申請專利範圍第5項所述之半導體封裝件之製法，其 中，該凸銲墊之頂面高於置晶墊之頂面。 The method for manufacturing a semiconductor package as described in claim 5, The top surface of the bump pad is higher than the top surface of the pad. 如申請專利範圍第5項所述之半導體封裝件之製法，復包括於沖壓該金屬板之前或之後，形成金屬層於該金屬板上下表面。 The method of fabricating a semiconductor package according to claim 5, further comprising forming a metal layer on a lower surface of the metal plate before or after stamping the metal plate. 如申請專利範圍第6項所述之半導體封裝件之製法，其中，該凸銲墊為鳩尾形或半鳩尾形。 The method of fabricating a semiconductor package according to claim 6, wherein the bump pad is dovetail or semi-tailed. 如申請專利範圍第5項所述之半導體封裝件之製法，復包括於移除該金屬板後，於該封裝膠體底面上形成防銲層，且令該防銲層具有複數供對應露出各該置晶墊及凸銲墊的防銲層開孔。 The method for manufacturing a semiconductor package according to claim 5, further comprising: after removing the metal plate, forming a solder resist layer on a bottom surface of the encapsulant, and having the solder resist layer having a plurality of corresponding portions to be exposed The solder mask of the crystal pad and the bump pad is opened. 一種用於製造四方扁平無導腳之半導體封裝件之金屬板，係不具有貫穿之孔洞，且包括：複數凸銲墊，係一體成形於該金屬板上，且該些凸銲墊圍設出置晶區，其中，在該凸銲墊之厚度範圍內，該凸銲墊之至少一橫截面面積大於其下方另一橫截面面積；置晶墊，係位於置晶區，其中，在該置晶墊之厚度範圍內，該置晶墊之至少一橫截面面積大於其下方另一橫截面面積；以及複數孔穴，係對應形成於各該凸銲墊底面。 A metal plate for manufacturing a quad flat no-lead semiconductor package, which does not have a through hole, and includes: a plurality of protruding pads integrally formed on the metal plate, and the protruding pads are surrounded a crystallizing region, wherein at least one cross-sectional area of the bump pad is larger than another cross-sectional area under the thickness of the bump pad; the crystal pad is located in the crystallizing region, wherein In the thickness range of the crystal pad, at least one cross-sectional area of the crystal pad is larger than another cross-sectional area under the crystal pad; and a plurality of holes are formed correspondingly on the bottom surface of each of the bump pads.
TW099113219A 2010-04-27 2010-04-27 Quad flat no-lead package, method for forming the same, and metal plate for forming the package TWI421993B (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
TW099113219A TWI421993B (en) 2010-04-27 2010-04-27 Quad flat no-lead package, method for forming the same, and metal plate for forming the package
JP2011099932A JP5824236B2 (en) 2010-04-27 2011-04-27 QFN (QuadFlatNonLeadedSemiconductorPackage) semiconductor package, manufacturing method thereof, and metal plate used for manufacturing the semiconductor package
US13/095,843 US9171740B2 (en) 2010-04-27 2011-04-27 Quad flat non-leaded semiconductor package and fabrication method thereof
US14/863,436 US9659842B2 (en) 2010-04-27 2015-09-23 Methods of fabricating QFN semiconductor package and metal plate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW099113219A TWI421993B (en) 2010-04-27 2010-04-27 Quad flat no-lead package, method for forming the same, and metal plate for forming the package

Publications (2)

Publication Number Publication Date
TW201138038A TW201138038A (en) 2011-11-01
TWI421993B true TWI421993B (en) 2014-01-01

Family

ID=44815103

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099113219A TWI421993B (en) 2010-04-27 2010-04-27 Quad flat no-lead package, method for forming the same, and metal plate for forming the package

Country Status (3)

Country Link
US (2) US9171740B2 (en)
JP (1) JP5824236B2 (en)
TW (1) TWI421993B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI447879B (en) * 2011-11-15 2014-08-01 矽品精密工業股份有限公司 Prefabricated lead frame and method for fabricating semiconductor package and the prefabricated lead frame
US20140357022A1 (en) * 2013-06-04 2014-12-04 Cambridge Silicon Radio Limited A qfn with wettable flank
US9978667B2 (en) * 2013-08-07 2018-05-22 Texas Instruments Incorporated Semiconductor package with lead frame and recessed solder terminals
US9390993B2 (en) * 2014-08-15 2016-07-12 Broadcom Corporation Semiconductor border protection sealant
US11222790B2 (en) * 2019-12-26 2022-01-11 Nxp Usa, Inc. Tie bar removal for semiconductor device packaging

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200924137A (en) * 2007-11-19 2009-06-01 Subtron Technology Co Ltd Chip package carrier, chip package and method for fabricating the same

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5214307A (en) * 1991-07-08 1993-05-25 Micron Technology, Inc. Lead frame for semiconductor devices having improved adhesive bond line control
JPH09116045A (en) * 1995-10-13 1997-05-02 Dainippon Printing Co Ltd Resin-sealed semiconductor device of bga type using lead frame and its manufacture
JP3012816B2 (en) 1996-10-22 2000-02-28 松下電子工業株式会社 Resin-sealed semiconductor device and method of manufacturing the same
US5973393A (en) * 1996-12-20 1999-10-26 Lsi Logic Corporation Apparatus and method for stackable molded lead frame ball grid array packaging of integrated circuits
JP3032964B2 (en) * 1996-12-30 2000-04-17 アナムインダストリアル株式会社 Ball grid array semiconductor package and manufacturing method
JPH1140720A (en) * 1997-07-16 1999-02-12 Dainippon Printing Co Ltd Circuit member and resin-sealed semiconductor device using the same
US6143981A (en) 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6365976B1 (en) * 1999-02-25 2002-04-02 Texas Instruments Incorporated Integrated circuit device with depressions for receiving solder balls and method of fabrication
KR100960739B1 (en) * 1999-02-26 2010-06-01 텍사스 인스트루먼츠 인코포레이티드 Thermally enhanced semiconductor ball grid array device and method of fabrication
JP3460646B2 (en) * 1999-10-29 2003-10-27 松下電器産業株式会社 Resin-sealed semiconductor device and method of manufacturing the same
JP4464527B2 (en) * 1999-12-24 2010-05-19 大日本印刷株式会社 Semiconductor mounting member and manufacturing method thereof
US6198171B1 (en) 1999-12-30 2001-03-06 Siliconware Precision Industries Co., Ltd. Thermally enhanced quad flat non-lead package of semiconductor
US7129575B1 (en) * 2000-10-13 2006-10-31 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped metal pillar
JP4097486B2 (en) * 2002-09-02 2008-06-11 三洋電機株式会社 Circuit device manufacturing method
JP2004119727A (en) * 2002-09-26 2004-04-15 Sanyo Electric Co Ltd Method of manufacturing circuit device
US6894382B1 (en) * 2004-01-08 2005-05-17 International Business Machines Corporation Optimized electronic package
US7872345B2 (en) * 2008-03-26 2011-01-18 Stats Chippac Ltd. Integrated circuit package system with rigid locking lead
US8283209B2 (en) * 2008-06-10 2012-10-09 Stats Chippac, Ltd. Semiconductor device and method of forming PiP with inner known good die interconnected with conductive bumps
US8134242B2 (en) * 2008-08-04 2012-03-13 Stats Chippac Ltd. Integrated circuit package system with concave terminal
US7888181B2 (en) * 2008-09-22 2011-02-15 Stats Chippac, Ltd. Method of forming a wafer level package with RDL interconnection over encapsulant between bump and semiconductor die
US8652881B2 (en) * 2008-09-22 2014-02-18 Stats Chippac Ltd. Integrated circuit package system with anti-peel contact pads
US8546189B2 (en) * 2008-09-22 2013-10-01 Stats Chippac, Ltd. Semiconductor device and method of forming a wafer level package with top and bottom solder bump interconnection
JP5100715B2 (en) * 2009-07-13 2012-12-19 株式会社東芝 Semiconductor device and manufacturing method of semiconductor device
US8105872B2 (en) * 2010-06-02 2012-01-31 Stats Chippac, Ltd. Semiconductor device and method of forming prefabricated EMI shielding frame with cavities containing penetrable material over semiconductor die
US8409978B2 (en) * 2010-06-24 2013-04-02 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset bond on trace interconnect structure on leadframe

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200924137A (en) * 2007-11-19 2009-06-01 Subtron Technology Co Ltd Chip package carrier, chip package and method for fabricating the same

Also Published As

Publication number Publication date
US9171740B2 (en) 2015-10-27
JP2011233901A (en) 2011-11-17
US9659842B2 (en) 2017-05-23
JP5824236B2 (en) 2015-11-25
US20110260310A1 (en) 2011-10-27
TW201138038A (en) 2011-11-01
US20160013122A1 (en) 2016-01-14

Similar Documents

Publication Publication Date Title
US7879653B2 (en) Leadless semiconductor package with electroplated layer embedded in encapsulant and the method for manufacturing the same
US7799611B2 (en) Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US10566271B2 (en) Carrier-free semiconductor package and fabrication method
TWI421998B (en) Semiconductor device, lead frame and semiconductor device manufacturing method
JP2023053144A (en) Semiconductor device
CN102956511B (en) Manufacturing method of semiconductor packaging structure
US20090127682A1 (en) Chip package structure and method of fabricating the same
TWI455213B (en) Non-leaded package structure and manufacturing method thereof
US20110143498A1 (en) Semiconductor package with a support structure and fabrication method thereof
US20120326288A1 (en) Method of assembling semiconductor device
JP2006516812A (en) Partially patterned leadframe and method of making and using it in semiconductor packaging
US20090278243A1 (en) Stacked type chip package structure and method for fabricating the same
US20050218499A1 (en) Method for manufacturing leadless semiconductor packages
TWI500130B (en) Package substrate, semiconductor package and methods of manufacturing the same
US9659842B2 (en) Methods of fabricating QFN semiconductor package and metal plate
US20090206459A1 (en) Quad flat non-leaded package structure
TWI453872B (en) Semiconductor package and fabrication method thereof
TWI447879B (en) Prefabricated lead frame and method for fabricating semiconductor package and the prefabricated lead frame
JP5585637B2 (en) Resin-encapsulated semiconductor device frame
JP2005191158A (en) Semiconductor device and its manufacturing method
US20210098358A1 (en) Semiconductor package
TWM552187U (en) Lead frame structure with lines
TWI758051B (en) Semiconductor package structure and manufacturing method thereof
TWM407485U (en) Device of stackable semiconductor package having whole surface molding
JP4477976B2 (en) Manufacturing method of semiconductor device