JP5378781B2 - Semiconductor device manufacturing method and semiconductor device - Google Patents

Semiconductor device manufacturing method and semiconductor device Download PDF

Info

Publication number
JP5378781B2
JP5378781B2 JP2008332637A JP2008332637A JP5378781B2 JP 5378781 B2 JP5378781 B2 JP 5378781B2 JP 2008332637 A JP2008332637 A JP 2008332637A JP 2008332637 A JP2008332637 A JP 2008332637A JP 5378781 B2 JP5378781 B2 JP 5378781B2
Authority
JP
Japan
Prior art keywords
main surface
base material
semiconductor chip
adhesive
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008332637A
Other languages
Japanese (ja)
Other versions
JP2010153726A (en
Inventor
敦 藤澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2008332637A priority Critical patent/JP5378781B2/en
Priority to US12/647,444 priority patent/US8193024B2/en
Publication of JP2010153726A publication Critical patent/JP2010153726A/en
Application granted granted Critical
Publication of JP5378781B2 publication Critical patent/JP5378781B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/162—Disposition
    • H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Light Receiving Elements (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

The reliability of a photosensor-type semiconductor device is enhanced. The sealing step in a manufacturing process for the semiconductor device is carried out as described below. A molding die having an upper die and a lower die is prepared and a film is arranged between the upper die and the lower die. A lead frame in which first adhesive, a semiconductor chip, second adhesive 11, and a base material are mounted over the upper surface of each tab is arranged between the film and the lower die. The base material has an opening formed therein and the opening is covered with a protective sheet. The semiconductor chip has a light receiving area formed in its main surface. The upper die and the lower die are clamped to cause part of the base material to bite into the film. Thereafter, sealing resin is supplied to between the film and the lower die to form a blanket sealing body. Thus the photosensor-type semiconductor device without resin flash over the light receiving area is obtained.

Description

本発明は半導体装置およびその製造技術に関し、特に主面に光センサが形成された半導体チップを有する光センサ系の半導体装置に適用して有効な技術に関する。   The present invention relates to a semiconductor device and a manufacturing technique thereof, and more particularly to a technology effective when applied to an optical sensor semiconductor device having a semiconductor chip having an optical sensor formed on a main surface.

近年、固体撮像装置や、光ピックアップ装置などの用途で、光センサ系の半導体装置が広く用いられる。光センサ系の半導体装置の製造方法として、例えば、特開２００６−３０３４８１号公報（特許文献１）には、配線板上に固着されたセンサーパッケージと、配線板とセンサーパッケージとの間を接続する複数本のボンディングワイヤと、センサーパッケージのカバーガラスの外周を封止する封止用樹脂と、配線板の下面に形成された外部導体パッドとから構成される固体撮像装置の製造方法が記載されている。   In recent years, optical sensor-based semiconductor devices are widely used in applications such as solid-state imaging devices and optical pickup devices. As a method for manufacturing an optical sensor semiconductor device, for example, in Japanese Patent Application Laid-Open No. 2006-303481 (Patent Document 1), a sensor package fixed on a wiring board and a connection between the wiring board and the sensor package are connected. A method of manufacturing a solid-state imaging device is described that includes a plurality of bonding wires, a sealing resin that seals the outer periphery of the cover glass of the sensor package, and external conductor pads formed on the lower surface of the wiring board. Yes.

また、光センサではないが、例えば、特開２００３−１６１７２１号公報（特許文献２）、特開２００３−１５４５５１号公報（特許文献３）、特開平４−３１３０３６号公報（特許文献４）には、センサが形成された半導体素子の一部を封止樹脂から露出させる構造の半導体装置が記載されている。
特開２００６−３０３４８１号公報 特開２００３−１６１７２１号公報 特開２００３−１５４５５１号公報 特開平４−３１３０３６号公報 Moreover, although it is not an optical sensor, for example, in Japanese Patent Laid-Open No. 2003-161721 (Patent Document 2), Japanese Patent Laid-Open No. 2003-154551 (Patent Document 3), and Japanese Patent Laid-Open No. 4-313036 (Patent Document 4). A semiconductor device having a structure in which a part of a semiconductor element in which a sensor is formed is exposed from a sealing resin is described.
JP 2006-303481 A JP 2003-161721 A JP 2003-154551 A JP-A-4-313036

光センサ系の半導体装置は、搭載する半導体チップのセンサ面に光を照射することで回路を動作させるものである。そのため、半導体チップのセンサ面は、光が通る経路を確保しておく必要がある。   An optical sensor semiconductor device operates a circuit by irradiating light onto a sensor surface of a semiconductor chip to be mounted. Therefore, the sensor surface of the semiconductor chip needs to secure a path through which light passes.

一方、近年は半導体装置の製造コストの低減が要求されている。このコスト低減の観点から、半導体チップをリードフレームに搭載し、リードと半導体チップとをワイヤを介して接続する手段が有効である。また、半導体チップを配線基板に搭載する場合においても半導体チップと配線基板とをワイヤを介して接続する手段が有効である。このように半導体チップとリードあるいは配線基板とをワイヤを介して接続する場合、ワイヤや半導体チップを保護する必要があるが、保護手段としては樹脂でワイヤおよび半導体チップを封止して保護する方式がある。   On the other hand, in recent years, there has been a demand for reducing the manufacturing cost of semiconductor devices. From the viewpoint of cost reduction, it is effective to mount a semiconductor chip on a lead frame and connect the lead and the semiconductor chip via a wire. Further, even when a semiconductor chip is mounted on a wiring board, means for connecting the semiconductor chip and the wiring board via a wire is effective. Thus, when connecting a semiconductor chip and a lead or a wiring board via a wire, it is necessary to protect the wire and the semiconductor chip, but as a protection means, a method of protecting the wire and the semiconductor chip by sealing with a resin There is.

しかし、樹脂で半導体チップのセンサ面を封止してしまうと、光が遮断されてしまう。そのため、半導体チップのセンサ面を露出させる必要があるが、センサ面が露出した状態だと、製造工程中にセンサ面に異物が付着する懸念がある。また、該異物によりセンサ面が傷つく場合がある。このようにセンサ面に付着した異物あるいはセンサ面の傷は、光センサの信頼性を低下させる原因となるため、異物の付着を防止する必要がある。   However, if the sensor surface of the semiconductor chip is sealed with resin, light is blocked. For this reason, it is necessary to expose the sensor surface of the semiconductor chip. However, if the sensor surface is exposed, there is a concern that foreign matter may adhere to the sensor surface during the manufacturing process. Further, the sensor surface may be damaged by the foreign matter. As described above, the foreign matter adhering to the sensor surface or the scratch on the sensor surface causes a decrease in the reliability of the optical sensor, and thus it is necessary to prevent the foreign matter from adhering.

センサ面を保護する方法として、例えば、前記特許文献１に記載されるように、ガラス材（カバーガラス）をセンサ面上に固着して保護する方法が検討されている。しかしながら、センサ面上にガラス材を配置すると、カバーガラスの存在により透過光が減衰あるいは屈折などし、光センサの検出効率、感度などが低下してしまう虞がある。なお、光の減衰の少ない材質のカバーガラスを選択する方法も考えられるが、カバーガラスの加工が難しい、あるいは部品材料が高価となってしまうという新たな課題が生じる。   As a method for protecting the sensor surface, for example, as described in Patent Document 1, a method of securing a glass material (cover glass) on the sensor surface for protection is being studied. However, if a glass material is disposed on the sensor surface, the transmitted light is attenuated or refracted due to the presence of the cover glass, and the detection efficiency and sensitivity of the optical sensor may be reduced. Although a method of selecting a cover glass made of a material with little light attenuation is also conceivable, there arises a new problem that it is difficult to process the cover glass or the component material becomes expensive.

また、半導体チップのセンサ面上にカバーガラスを配置した状態で、樹脂封止を行う場合、樹脂封止時にガラス材の表面に樹脂バリなどの異物が付着する虞があり、品質の安定化が難しい。   In addition, when resin sealing is performed with the cover glass placed on the sensor surface of the semiconductor chip, foreign substances such as resin burrs may adhere to the surface of the glass material during resin sealing, which stabilizes the quality. difficult.

一方、例えば、前記特許文献２、３、４には、樹脂封止時に、封止用金型の一部を半導体チップのセンサ面に当接させ、センサ面を被覆した状態で封止することにより、センサ面を露出させる方法が記載されている。しかし、この方法を光センサ系の半導体装置に適用した場合、半導体装置のセンサ面（受光面）に金型が接触し、樹脂封止時の応力が加わるため、受光素子などを破損する虞があり、安定した製品性能（良品）を十分確保することができない。   On the other hand, for example, in Patent Documents 2, 3, and 4, at the time of resin sealing, a part of the sealing mold is brought into contact with the sensor surface of the semiconductor chip and sealed in a state where the sensor surface is covered. Describes a method for exposing the sensor surface. However, when this method is applied to an optical sensor type semiconductor device, the mold comes into contact with the sensor surface (light receiving surface) of the semiconductor device, and stress at the time of resin sealing is applied. Yes, stable product performance (good product) cannot be secured sufficiently.

また、センサ面が露出した状態で作業を行うと、製造工程中にセンサ面上に異物が付着する、あるいはセンサ面に化学物質が付着するリスクが増大する。例えば、封止用金型をセンサ面に当接させてセンサ面を露出させる前記方法の場合、金型とセンサ面の間に樹脂バリが形成され、これが、異物となって光センサとしての信頼性を低下させる要因となる。   In addition, if the work is performed with the sensor surface exposed, there is an increased risk of foreign matter adhering to the sensor surface or chemical substances adhering to the sensor surface during the manufacturing process. For example, in the case of the above-described method in which a sealing mold is brought into contact with the sensor surface to expose the sensor surface, a resin burr is formed between the mold and the sensor surface, and this becomes a foreign substance and becomes a reliable optical sensor. It becomes a factor to reduce the sex.

また、本発明者は、製造工程中にセンサ面を保護シートで覆った状態で、製造を行い、完成後に保護シートを剥離する方法についても検討した。しかしながら、単にセンサ面上に保護シートを配置する方法では、保護シートの端部において完全に隙間を無くすことは困難であることが判った。このため、封止用金型と保護シートとを当接させた状態で封止用樹脂を注入しても、前記端部において樹脂バリ（封止用樹脂が保護シートと封止用金型との間の僅かな隙間から保護シートの表面側に浸入することにより形成される突起状の樹脂）が発生する。   In addition, the present inventor also studied a method of manufacturing the sensor surface covered with a protective sheet during the manufacturing process and peeling the protective sheet after completion. However, it has been found that it is difficult to completely eliminate the gap at the end of the protective sheet by simply placing the protective sheet on the sensor surface. For this reason, even if the sealing resin is injected while the sealing mold and the protective sheet are in contact with each other, the resin burrs (the sealing resin is formed between the protective sheet and the sealing mold) at the end portion. Protruding resin formed by intrusion into the surface side of the protective sheet from a slight gap therebetween.

この場合、保護シートを剥離する工程において、樹脂バリが脱落し、センサ面に付着してしまう。これにより、この半導体装置の光センサとしての信頼性が低下してしまう。あるいは、脱落した樹脂バリを除去する新たな工程が必要となってしまう。   In this case, in the process of peeling off the protective sheet, the resin burrs fall off and adhere to the sensor surface. As a result, the reliability of the semiconductor device as an optical sensor is reduced. Alternatively, a new process for removing the dropped resin burr is required.

このように光センサ系半導体装置の製造コストを低減する観点からは、半導体チップをリードフレームに搭載し、リードと半導体チップとをワイヤを介して接続し、半導体チップおよびワイヤを樹脂封止する方法が有効である。しかし、この方法を光センサ系の半導体装置に適用する場合、信頼性確保の観点から、センサ面に光を照射する経路を確保しつつ、かつ、センサ面を損傷や異物付着から保護する必要がある。   Thus, from the viewpoint of reducing the manufacturing cost of the optical sensor semiconductor device, a method of mounting a semiconductor chip on a lead frame, connecting the lead and the semiconductor chip via a wire, and sealing the semiconductor chip and the wire with a resin Is effective. However, when this method is applied to a semiconductor device of an optical sensor system, it is necessary to protect the sensor surface from damage and foreign matter adhesion while securing a path for irradiating the sensor surface with light from the viewpoint of ensuring reliability. is there.

本発明は、上記課題に鑑みてなされたものであり、その目的は、光センサ系の半導体装置の信頼性を向上させることができる技術を提供することにある。   The present invention has been made in view of the above problems, and an object of the present invention is to provide a technique capable of improving the reliability of an optical sensor semiconductor device.

本発明の前記ならびにその他の目的と新規な特徴は、本明細書の記述および添付図面から明らかになるであろう。   The above and other objects and novel features of the present invention will be apparent from the description of this specification and the accompanying drawings.

本願において開示される発明のうち、代表的なものの概要を簡単に説明すれば、次のとおりである。   Of the inventions disclosed in the present application, the outline of typical ones will be briefly described as follows.

すなわち、本発明の一つの実施の形態における半導体装置の製造方法以下の工程を含んでいる：
（ａ）チップ搭載部、および前記チップ搭載部の周囲に配置された複数の電極部を備えた第１基材を準備する工程；
（ｂ）第１主面、前記第１主面に形成されたセンサ部、前記第１主面に形成され、前記センサ部と電気的に接続された複数のパッド、前記第１主面と反対側の第１裏面、および前記第１主面と前記第１裏面との間に位置する第１側面、を有する半導体チップを、前記第１裏面が前記チップ搭載部と対向するように、第１接着材を介して前記チップ搭載部上に搭載する工程；
（ｃ）第２主面、前記第２主面と反対側の第２裏面、前記第２主面と前記第２裏面との間に位置する第２側面、および前記第２主面から前記第２裏面まで貫通する開口部を有し、前記開口部が前記第２主面上に貼り付けられた保護シートにより覆われた第２基材を、前記第２裏面が前記半導体チップの前記第１主面と対向するように、第２接着材を介して前記半導体チップの前記第１主面上に搭載する工程；
（ｄ）前記半導体チップの前記複数のパッドと前記複数の電極部とを、複数の導電性部材を介してそれぞれ電気的に接続する工程；
（ｅ）前記第２基材の前記第２側面の一部および前記第２基材の前記第２主面が露出するように、前記半導体チップ、前記第２基材、および前記複数の導電性部材を樹脂で封止し、封止体を形成する工程；
ここで、前記封止体は、以下の工程により形成される、
（ｅ１）上型、前記上型と対向する下型を有する成形金型を準備する工程；
（ｅ２）前記上型と前記下型との間にフィルムを配置する工程；
（ｅ３）前記半導体チップおよび前記第２基材が搭載された前記第１基材を、前記フィルムと前記下型との間に配置する工程；
（ｅ４）前記（ｅ３）工程の後、前記上型および前記下型をクランプし、前記第２基材の一部を前記フィルムに食い込ませる工程；
（ｅ５）前記（ｅ４）工程の後、前記フィルムおよび前記下型との間に前記樹脂を供給し、前記封止体を形成する工程；
（ｅ６）前記（ｅ５）工程の後、前記上型および前記下型を型開きし、前記封止体が形成された前記第１基材を前記成形金型から取り出す工程。 That is, the method includes the following steps of manufacturing a semiconductor device according to an embodiment of the present invention:
(A) a step of preparing a first base material including a chip mounting portion and a plurality of electrode portions arranged around the chip mounting portion;
(B) a first main surface, a sensor portion formed on the first main surface, a plurality of pads formed on the first main surface and electrically connected to the sensor portion, opposite to the first main surface A semiconductor chip having a first back surface on the side and a first side surface located between the first main surface and the first back surface, such that the first back surface faces the chip mounting portion. Mounting on the chip mounting portion via an adhesive;
(C) a second main surface, a second back surface opposite to the second main surface, a second side surface located between the second main surface and the second back surface, and the second main surface from the second main surface. 2 having an opening penetrating to the back surface, wherein the opening is covered with a protective sheet affixed on the second main surface, and the second back surface is the first of the semiconductor chip. Mounting on the first main surface of the semiconductor chip via a second adhesive so as to face the main surface;
(D) electrically connecting the plurality of pads of the semiconductor chip and the plurality of electrode portions through a plurality of conductive members;
(E) The semiconductor chip, the second base material, and the plurality of conductive materials so that a part of the second side surface of the second base material and the second main surface of the second base material are exposed. Sealing the member with resin to form a sealed body;
Here, the sealing body is formed by the following steps.
(E1) preparing a molding die having an upper die and a lower die facing the upper die;
(E2) disposing a film between the upper mold and the lower mold;
(E3) placing the first substrate on which the semiconductor chip and the second substrate are mounted between the film and the lower mold;
(E4) After the step (e3), the step of clamping the upper mold and the lower mold and causing a part of the second base material to bite into the film;
(E5) After the step (e4), supplying the resin between the film and the lower mold to form the sealing body;
(E6) A step of opening the upper mold and the lower mold after the step (e5) and taking out the first base material on which the sealing body is formed from the molding die.

本願において開示される発明のうち、代表的なものによって得られる効果を簡単に説明すれば以下のとおりである。   Among the inventions disclosed in the present application, effects obtained by typical ones will be briefly described as follows.

すなわち、半導体装置の信頼性を向上させることができる。   That is, the reliability of the semiconductor device can be improved.

（本願における記載形式・基本的用語・用法の説明）
本願において、実施の態様の記載は、必要に応じて、便宜上複数のセクション等に分けて記載するが、特にそうでない旨明示した場合を除き、これらは相互に独立別個のものではなく、記載の前後を問わず、単一の例の各部分、一方が他方の一部詳細または一部または全部の変形例等である。また、原則として、同様の部分は繰り返しの説明を省略する。また、実施の態様における各構成要素は、特にそうでない旨明示した場合、理論的にその数に限定される場合および文脈から明らかにそうでない場合を除き、必須のものではない。 (Description format, basic terms, usage in this application)
In the present application, the description of the embodiment will be divided into a plurality of sections for convenience, if necessary, but these are not independent from each other unless otherwise specified. Regardless of the front and rear, each part of a single example, one is a part of the other, or a part or all of the modifications. In principle, repeated description of similar parts is omitted. In addition, each component in the embodiment is not indispensable unless specifically stated otherwise, unless it is theoretically limited to the number, and obviously not in context.

同様に実施の態様等の記載において、材料、組成等について、「ＡからなるＸ」等といっても、特にそうでない旨明示した場合および文脈から明らかにそうでない場合を除き、Ａ以外の要素を主要な構成要素のひとつとするものを排除するものではない。たとえば、成分についていえば、「Ａを主要な成分として含むＸ」等の意味である。たとえば、「シリコン部材」等といっても、純粋なシリコンに限定されるものではなく、ＳｉＧｅ（シリコン・ゲルマニウム）合金やその他シリコンを主要な成分とする多元合金、その他の添加物等を含む部材も含むものであることはいうまでもない。また、金めっき、銅層、ニッケル・めっき等といっても、そうでない旨、特に明示した場合を除き、純粋なものだけでなく、それぞれ金、銅、ニッケル等を主要な成分とする部材を含むものとする。   Similarly, in the description of the embodiment, etc., regarding the material, composition, etc., “X consisting of A” etc. is an element other than A unless specifically stated otherwise and clearly not in context. It is not excluded that one of the main components. For example, as for the component, it means “X containing A as a main component”. For example, “silicon member” is not limited to pure silicon, but includes a SiGe (silicon-germanium) alloy, other multi-component alloys containing silicon as a main component, and other additives. Needless to say, it is also included. Also, even if it says gold plating, copper layer, nickel / plating, etc., unless otherwise specified, not only pure materials, but also members whose main components are gold, copper, nickel, etc., respectively. Shall be included.

さらに、特定の数値、数量に言及したときも、特にそうでない旨明示した場合、理論的にその数に限定される場合および文脈から明らかにそうでない場合を除き、その特定の数値を超える数値であってもよいし、その特定の数値未満の数値でもよい。   In addition, when a specific number or quantity is mentioned, a numerical value exceeding that specific number will be used unless specifically stated otherwise, unless theoretically limited to that number, or unless otherwise clearly indicated by the context. There may be a numerical value less than the specific numerical value.

＜半導体装置の構造＞
まず、図１〜図４を用いて、本実施の形態の半導体装置の概略構成を説明する。図１は本実施の形態の半導体装置の上面側を示す平面図、図２は図１に示す半導体装置の下面側を示す平面図、図３は図１に示すＡ−Ａ線に沿った断面図である。また、図４は、図１に示す半導体装置の封止体内部における平面構造を示す平面図である。このため、図４では、内部の構成が分かるように、封止体を透過して内部構造を示す平面図としている。 <Structure of semiconductor device>
First, a schematic configuration of the semiconductor device of the present embodiment will be described with reference to FIGS. 1 is a plan view showing the upper surface side of the semiconductor device of the present embodiment, FIG. 2 is a plan view showing the lower surface side of the semiconductor device shown in FIG. 1, and FIG. 3 is a cross section taken along line AA shown in FIG. FIG. FIG. 4 is a plan view showing a planar structure inside the sealing body of the semiconductor device shown in FIG. For this reason, FIG. 4 is a plan view showing the internal structure through the sealing body so that the internal configuration can be understood.

本実施の形態の半導体装置は、基材であるリードフレーム（第１基材、基板）のチップ搭載部であるタブ上に半導体チップが搭載されたリードフレームタイプの半導体パッケージであり、本実施の形態ではその一例として、図１に示すようなリードフレームタイプの半導体装置であるＱＦＮ（Quad Flat Non-leaded Package）１０を取り上げて説明する。   The semiconductor device of this embodiment is a lead frame type semiconductor package in which a semiconductor chip is mounted on a tab that is a chip mounting portion of a lead frame (first base material, substrate) that is a base material. In the embodiment, as an example, a QFN (Quad Flat Non-leaded Package) 10 which is a lead frame type semiconductor device as shown in FIG. 1 will be described.

リードフレームタイプの半導体装置は、長年に亘って蓄積されたコスト低減技術を活用することができる。また、既に構築された製造設備等のインフラストラクチャーを活用することができるので、配線基板上に半導体チップを搭載する基板タイプの半導体装置と比較して製造コストを低減することができる。   Lead frame type semiconductor devices can utilize cost reduction technology accumulated over many years. In addition, since an infrastructure such as a manufacturing facility that has already been constructed can be used, the manufacturing cost can be reduced compared to a substrate type semiconductor device in which a semiconductor chip is mounted on a wiring substrate.

また、本実施の形態のＱＦＮ１０は外部接続端子である複数のリードがＱＦＮ１０の下面（封止体６の下面６ｂ）側から露出している。したがって、複数のリードが半導体装置の側面から外側に導出されるＱＦＰ（Quad Flat Package）などと比較して半導体装置を小型化することができる。   In the QFN 10 of the present embodiment, a plurality of leads that are external connection terminals are exposed from the lower surface side of the QFN 10 (the lower surface 6b of the sealing body 6). Therefore, the semiconductor device can be reduced in size as compared with a QFP (Quad Flat Package) in which a plurality of leads are led out from the side surface of the semiconductor device.

図１〜図３において、本実施の形態のＱＦＮ１０は、タブ（チップ搭載部）１と、タブ１の周囲に配置された複数のリード（電極部）２と、タブ１の上面１ａに搭載された半導体チップ３と、半導体チップ３の主面３ａ上に搭載され、平面形状が枠状の基材（第２基材、枠体、部材、枠状部材）４と、半導体チップ３および複数のリード２をそれぞれ電気的に接続する複数のワイヤ（導電性部材）５と、半導体チップ３および複数のワイヤ５を封止する封止体６とを有している。ＱＦＮ１０は、厚さ方向と交差する面の平面形状が四角形から成り、本実施の形態では、例えば各辺の長さが３ｍｍ〜４ｍｍ程度の正方形である。   1 to 3, the QFN 10 according to the present embodiment is mounted on a tab (chip mounting portion) 1, a plurality of leads (electrode portions) 2 arranged around the tab 1, and an upper surface 1 a of the tab 1. The semiconductor chip 3, the base material (second base material, frame body, member, frame-shaped member) 4 mounted on the main surface 3a of the semiconductor chip 3 and having a planar shape, the semiconductor chip 3 and the plurality of semiconductor chips 3 A plurality of wires (conductive members) 5 that electrically connect the leads 2 respectively, and a sealing body 6 that seals the semiconductor chip 3 and the plurality of wires 5 are provided. In the QFN 10, the plane shape of the surface intersecting the thickness direction is a quadrangle, and in this embodiment, the length of each side is a square of about 3 mm to 4 mm, for example.

次に、各構成の詳細について、以下に説明する。   Next, details of each component will be described below.

タブ１は、上面１ａ、および上面１ａの反対側の下面１ｂを有している。タブ１の下面１ｂは、封止体６の下面６ｂ側から露出しており、その表面には外装めっき層７が形成されている。外装めっき層７は、ＱＦＮ１０を実装基板に搭載する際の接合特性を向上させるために形成される。したがって、半導体装置を実装基板に搭載する際に用いられる接合材料、例えば、半田などの金属材料で構成される。本実施の形態では外装めっき層７は、Ｐｂ（鉛）を実質的に含まない、所謂、鉛フリー半田であり、例えばＳｎ（錫）のみ、Ｓｎ（錫）‐Ｂｉ（ビスマス）、またはＳｎ（錫）‐Ａｇ（銀）‐Ｃｕ（銅）などである。ここで、鉛フリー半田とは、鉛（Ｐｂ）の含有量が０．１ｗｔ％以下のものを意味し、この含有量は、ＲｏＨｓ（Restriction of Hazardous Substances）指令の基準として定められている。   The tab 1 has an upper surface 1a and a lower surface 1b opposite to the upper surface 1a. The lower surface 1b of the tab 1 is exposed from the lower surface 6b side of the sealing body 6, and the exterior plating layer 7 is formed on the surface. The exterior plating layer 7 is formed in order to improve the bonding characteristics when the QFN 10 is mounted on the mounting substrate. Therefore, it is made of a bonding material used when mounting the semiconductor device on the mounting substrate, for example, a metal material such as solder. In this embodiment, the exterior plating layer 7 is a so-called lead-free solder that does not substantially contain Pb (lead). For example, only Sn (tin), Sn (tin) -Bi (bismuth), or Sn ( Tin) -Ag (silver) -Cu (copper). Here, the lead-free solder means a lead (Pb) content of 0.1 wt% or less, and this content is defined as a standard of the RoHs (Restriction of Hazardous Substances) directive.

また、タブ１の平面形状（厚さ方向と交差する面の平面形状）は四角形からなり、本実施の形態では、正方形である。また、タブ１の上面１ａの面積は搭載される半導体チップ３の裏面３ｂの面積よりも大きい。   Further, the planar shape of the tab 1 (planar shape of the surface intersecting the thickness direction) is a quadrangle, and in this embodiment, it is a square. The area of the upper surface 1a of the tab 1 is larger than the area of the back surface 3b of the semiconductor chip 3 to be mounted.

また、タブ１の周囲には、複数の吊りリード８が配置され、タブ１はこの複数の吊りリード８に支持されている。吊りリード８はタブ１と一体に形成され、一方の端部がタブ１の外周縁に（図４ではタブ１が有する４つの角部のそれぞれに）接続され、ＱＦＮ１０の外縁方向に向かって延在している。また、吊りリード８の下面側（図示は省略）にはハーフエッチング加工などの薄肉化処理が施されている。このため、吊りリード８はＱＦＮ１０の下面（封止体６の下面６ｂ）側には露出せず、封止体６に封止されている。   A plurality of suspension leads 8 are arranged around the tab 1, and the tab 1 is supported by the plurality of suspension leads 8. The suspension lead 8 is formed integrally with the tab 1, and one end thereof is connected to the outer peripheral edge of the tab 1 (in FIG. 4, each of the four corners of the tab 1) and extends toward the outer edge of the QFN 10. Exist. Further, a thinning process such as a half etching process is performed on the lower surface side (not shown) of the suspension lead 8. For this reason, the suspension lead 8 is not exposed to the lower surface (the lower surface 6 b of the sealing body 6) of the QFN 10 and is sealed by the sealing body 6.

タブ１の周囲に配置される複数のリード２は、それぞれＱＦＮ１０の外部接続端子であり、上面２ａとその反対側に位置する下面２ｂとを有している。この下面２ｂは、タブ１の下面１ｂと同様に封止体６の下面側から露出しており、その表面には外装めっき層７が形成されている。また、リード２が有する４つの側面２ｃのうち、１つの側面２ｃは、封止体６の側面からも露出している。一方、リード２の上面２ａは導電性部材であるワイヤ５をボンディングするためのボンディング面であり、ワイヤ５とリード２との接合強度を向上させるため、あるいはワイヤ５とリード２との接合面での電気抵抗を低減させるため、単層あるいは複数の金属層が積層されためっき層（図示は省略）が形成されている。   The plurality of leads 2 arranged around the tab 1 are external connection terminals of the QFN 10 and each have an upper surface 2a and a lower surface 2b located on the opposite side. The lower surface 2b is exposed from the lower surface side of the sealing body 6 similarly to the lower surface 1b of the tab 1, and an exterior plating layer 7 is formed on the surface thereof. Of the four side surfaces 2 c of the lead 2, one side surface 2 c is also exposed from the side surface of the sealing body 6. On the other hand, the upper surface 2a of the lead 2 is a bonding surface for bonding the wire 5 which is a conductive member, and is used to improve the bonding strength between the wire 5 and the lead 2, or at the bonding surface between the wire 5 and the lead 2. In order to reduce the electrical resistance, a plating layer (not shown) in which a single layer or a plurality of metal layers are laminated is formed.

前記したタブ１、吊りリード８および複数のリード２はＱＦＮ１０の製造段階で用いるリードフレームの一部を構成する。つまり、ＱＦＮ１０はリードフレームのチップ搭載部であるタブ１に半導体チップ３を搭載するリードフレームタイプの半導体装置である。このため、タブ１、吊りリード８および複数のリード２はそれぞれ同じ金属材料をコア材として構成される。例えば、本実施の形態では、タブ１、吊りリード８および複数のリード２は、Ｃｕ（銅）からなる。   The tab 1, the suspension lead 8, and the plurality of leads 2 constitute part of a lead frame used in the manufacturing stage of the QFN 10. That is, the QFN 10 is a lead frame type semiconductor device in which the semiconductor chip 3 is mounted on the tab 1 which is a chip mounting portion of the lead frame. For this reason, the tab 1, the suspension lead 8, and the plurality of leads 2 are each configured with the same metal material as a core material. For example, in the present embodiment, the tab 1, the suspension lead 8, and the plurality of leads 2 are made of Cu (copper).

タブ１の上面１ａ上には、半導体チップ３が第１接着材９を介して固着されている。半導体チップ３は、主面３ａ、主面３ａの反対側に位置する裏面３ｂ、および主面３ａと裏面３ｂとの間に位置する側面３ｃとを有し、裏面３ｂがタブ１の上面１ａと対向するように配置されている。すなわちフェイスアップ実装である。   On the upper surface 1 a of the tab 1, the semiconductor chip 3 is fixed via a first adhesive 9. The semiconductor chip 3 has a main surface 3a, a back surface 3b positioned on the opposite side of the main surface 3a, and a side surface 3c positioned between the main surface 3a and the back surface 3b. It arrange | positions so that it may oppose. That is, face-up mounting.

第１接着材９には、半導体チップのダイボンディングに一般に用いられる材料を用いることができる。例えば、本実施の形態では、エポキシ樹脂などに硬化剤などの添加剤を添加した熱硬化性樹脂を用いている。熱硬化性樹脂は一般にペースト状の接着材として用いられ、設計要求に応じて種々の添加剤を容易に添加することができる。また、ダイボンディング用の接着材として一般に用いられているため非常に安価に入手することができるので、ＱＦＮ１０の製造コストを低減することができる。   As the first adhesive 9, a material generally used for die bonding of a semiconductor chip can be used. For example, in this embodiment, a thermosetting resin obtained by adding an additive such as a curing agent to an epoxy resin or the like is used. The thermosetting resin is generally used as a paste-like adhesive, and various additives can be easily added according to design requirements. Further, since it is generally used as an adhesive for die bonding, it can be obtained at a very low cost, so that the manufacturing cost of the QFN 10 can be reduced.

また、熱硬化性樹脂にＡｇ（銀）などの金属フィラーを分散させた、所謂、銀ペーストと呼ばれる導電性接着材を用いることもできる。第１接着材９に金属フィラーを含ませることにより半導体チップ３の裏面３ｂとタブ１とを電気的に接続することができる。このため、タブ１を介して半導体チップ３に基準電位、あるいは電源電位を供給することができる。また、金属フィラーは、樹脂と比較して熱伝導率が高い。したがって、金属フィラーを含ませることにより第１接着材９の熱伝導率が向上するので、半導体チップ３で発生した熱を効率的に排出することができる。   In addition, a so-called silver paste conductive adhesive in which a metal filler such as Ag (silver) is dispersed in a thermosetting resin can also be used. By including a metal filler in the first adhesive material 9, the back surface 3 b of the semiconductor chip 3 and the tab 1 can be electrically connected. Therefore, the reference potential or the power supply potential can be supplied to the semiconductor chip 3 through the tab 1. In addition, the metal filler has a higher thermal conductivity than the resin. Therefore, since the thermal conductivity of the first adhesive 9 is improved by including the metal filler, the heat generated in the semiconductor chip 3 can be efficiently discharged.

半導体チップ３は、厚さ方向と交差する面の平面形状が四角形から成り、本実施の形態では、例えば各辺の長さが約２ｍｍ程度の正方形である。半導体チップ３は例えば、シリコン（Ｓｉ）からなる。   The semiconductor chip 3 has a quadrangular planar shape that intersects the thickness direction, and in the present embodiment, for example, each side is a square having a length of about 2 mm. The semiconductor chip 3 is made of, for example, silicon (Si).

また、半導体チップ３の主面３ａには、光を受光する受光部（センサ部）３ｄと、受光した光を電気信号に変換する変換回路と、が形成されている。また、主面３ａには受光部３ｄと電気的に接続される複数のパッド３ｅが形成されている。複数のパッド３ｅは、それぞれ導電性部材であるワイヤ５を介して複数のリード２と電気的に接続されている。つまり、半導体チップ３は受光した光を電気信号に変換し、該信号を外部に出力する光センサ系の半導体チップであり、半導体チップ３が搭載されるＱＦＮ１０は光センサ系の半導体装置である。   The main surface 3a of the semiconductor chip 3 is formed with a light receiving unit (sensor unit) 3d that receives light and a conversion circuit that converts the received light into an electrical signal. A plurality of pads 3e electrically connected to the light receiving portion 3d are formed on the main surface 3a. The plurality of pads 3e are electrically connected to the plurality of leads 2 via wires 5 that are conductive members, respectively. That is, the semiconductor chip 3 is an optical sensor type semiconductor chip that converts received light into an electrical signal and outputs the signal to the outside, and the QFN 10 on which the semiconductor chip 3 is mounted is an optical sensor type semiconductor device.

光センサ系の半導体装置は、ＣＣＤ（Charge Coupled Device）やＣＭＯＳ（Complementary Metal Oxide Semiconductor）イメージセンサなどの固体撮像装置の他、ＣＤ（Compact Disc）やＤＶＤ（Digital Versatile Disc）などの記録媒体から所定の波長域の光信号を取り出して電気信号に変換する光ピックアップ装置、あるいは所定の波長域のレーザ光を用いて行う光通信装置の光センサ部（光センサ装置）など種々の用途に適用される。本実施の形態のＱＦＮ１０は、例えば、光ピックアップ装置に組み込まれる光センサ半導体装置である。   The optical sensor type semiconductor device is predetermined from a recording medium such as a CD (Compact Disc) and a DVD (Digital Versatile Disc) in addition to a solid-state imaging device such as a CCD (Charge Coupled Device) and a CMOS (Complementary Metal Oxide Semiconductor) image sensor. It is applied to various applications such as an optical pickup device that extracts an optical signal in the wavelength range and converts it into an electrical signal, or an optical sensor unit (optical sensor device) of an optical communication device that uses laser light in a predetermined wavelength range. . The QFN 10 of the present embodiment is, for example, an optical sensor semiconductor device incorporated in an optical pickup device.

主面３ａの受光部３ｄにはフォトダイオードあるいはフォトトランジスタなどの受光半導体素子が複数形成されている。   A plurality of light receiving semiconductor elements such as photodiodes or phototransistors are formed on the light receiving portion 3d of the main surface 3a.

ここで、前記の通り、受光部３ｄが露出した状態だと、受光部３ｄに異物が付着する懸念がある。また、該異物により受光部３ｄが傷つく懸念がある。このように受光部３ｄに付着した異物あるいは受光部３ｄの傷は、光センサであるＱＦＮ１０の信頼性を低下させる原因となるため、異物の付着を防止する必要がある。また、一般に可視光の透過率が低い封止体６で受光部３ｄを封止すると、受光部３ｄを保護することはできるが、光が遮断されてしまうので、光センサとしての機能を発揮できなくなる。一方、受光部３ｄ上にカバーガラスなどの光透過性部材を配置すると、透過光が減衰あるいは屈折などし、光センサの検出効率、感度などが低下してしまう懸念がある。   Here, as described above, when the light receiving part 3d is exposed, there is a concern that foreign matter adheres to the light receiving part 3d. Moreover, there exists a possibility that the light-receiving part 3d may be damaged by this foreign material. As described above, the foreign matter adhering to the light receiving portion 3d or the scratch on the light receiving portion 3d causes a decrease in the reliability of the QFN 10 that is an optical sensor. Therefore, it is necessary to prevent the foreign matter from adhering. In general, sealing the light receiving portion 3d with the sealing body 6 having a low visible light transmittance can protect the light receiving portion 3d, but the light is blocked, so that the function as an optical sensor can be exhibited. Disappear. On the other hand, when a light transmissive member such as a cover glass is disposed on the light receiving portion 3d, the transmitted light is attenuated or refracted, and there is a concern that the detection efficiency, sensitivity, and the like of the optical sensor may be reduced.

そこで、本実施の形態では、半導体チップ３の主面３ａ上に受光部３ｄの周囲に主面（第２主面）４ａから裏面（第２裏面）４ｂまで貫通する開口部（貫通孔）４ｄを有する基材４を配置（固着）して、基材４の開口部４ｄにおいて、受光部３ｄの表面を封止体６から露出させている。これにより、光センサとしての検出効率、感度などの低下を防止することができる。また、基材４の開口部４ｄは、少なくともＱＦＮ１０の製造工程中には、主面４ａに配置された保護シート（詳細は後述する）により覆われている。これにより、ＱＦＮ１０に製造工程において、露出した受光部３ｄ上に異物が落下することを防止することができる。   Therefore, in the present embodiment, an opening (through hole) 4d penetrating from the main surface (second main surface) 4a to the back surface (second back surface) 4b around the light receiving portion 3d on the main surface 3a of the semiconductor chip 3. The base material 4 having the above is disposed (adhered), and the surface of the light receiving portion 3 d is exposed from the sealing body 6 in the opening 4 d of the base material 4. Thereby, it is possible to prevent a decrease in detection efficiency and sensitivity as an optical sensor. Moreover, the opening 4d of the base material 4 is covered with a protective sheet (details will be described later) disposed on the main surface 4a at least during the manufacturing process of the QFN 10. Thereby, it is possible to prevent foreign matter from falling on the exposed light receiving portion 3d in the manufacturing process of the QFN 10.

基材４は、主面４ａ、主面４ａと反対側の裏面４ｂ、および主面４ａと裏面４ｂとの間に位置する側面（第２側面）４ｃ、および主面４ａから裏面４ｂまで貫通する開口部４ｄを有している。また、基材４は、裏面４ｂが半導体チップ３の主面３ａと対向するように、第２接着材１１を介して半導体チップ３の主面３ａ上に搭載されている。基材４は、厚さ方向と交差する面の外形形状が四角形から成り、本実施の形態では、例えば各辺の長さが約１ｍｍ程度の正方形である。   The base material 4 penetrates from the main surface 4a, the back surface 4b opposite to the main surface 4a, the side surface (second side surface) 4c located between the main surface 4a and the back surface 4b, and the main surface 4a to the back surface 4b. An opening 4d is provided. The substrate 4 is mounted on the main surface 3 a of the semiconductor chip 3 via the second adhesive 11 so that the back surface 4 b faces the main surface 3 a of the semiconductor chip 3. The base material 4 has a quadrangular outer shape that intersects the thickness direction, and in the present embodiment, for example, each side is a square having a length of about 1 mm.

基材４は開口部４ｄの形状を確保するため、ある程度の硬度（剛性）が要求される。また、ＱＦＮ１０の製造工程中、あるいは、完成後に加熱プロセスが施される場合があるが、基材４と半導体チップ３の線膨張係数が異なる場合、加熱中の熱膨張、加熱後の収縮によって、半導体チップ３と基材４の位置関係がずれてしまう場合がある。したがって、基材４の材料選択においては、半導体チップ３と線膨張係数を近づける点に配慮することが好ましい。本実施の形態では、この観点から、半導体チップ３を構成する材料と同じ半導体材料であるＳｉを基材４の材料として用いている。   The base material 4 is required to have a certain degree of hardness (rigidity) in order to ensure the shape of the opening 4d. In addition, a heating process may be performed during the manufacturing process of the QFN 10 or after completion, but when the linear expansion coefficients of the substrate 4 and the semiconductor chip 3 are different, due to thermal expansion during heating, shrinkage after heating, The positional relationship between the semiconductor chip 3 and the base material 4 may be shifted. Therefore, in selecting a material for the substrate 4, it is preferable to consider that the linear expansion coefficient is close to that of the semiconductor chip 3. In this embodiment, from this viewpoint, Si, which is the same semiconductor material as the material constituting the semiconductor chip 3, is used as the material of the base material 4.

また、基材４は、封止体６を形成する封止工程において、モールド時に封止用樹脂が半導体チップ３の受光部３ｄ上に流入することを阻止する防護壁としての機能を有している。このため、基材４は、受光部３ｄの周囲を取り囲む枠形状に形成され、第２接着材１１を介して半導体チップ３の主面３ａ上にしっかりと固着されている。   In addition, the base material 4 has a function as a protective wall that prevents the sealing resin from flowing onto the light receiving portion 3d of the semiconductor chip 3 during molding in the sealing step of forming the sealing body 6. Yes. For this reason, the base material 4 is formed in a frame shape surrounding the periphery of the light receiving portion 3 d, and is firmly fixed on the main surface 3 a of the semiconductor chip 3 through the second adhesive 11.

ここで、基材４および第２接着材１１は半導体チップ３の主面３ａにおいて、受光部３ｄよりも上側に配置される。しかし、基材４の材料であるＳｉは、光を通さないので、ＱＦＮ１０の上面に照射される照射光を受光部３ｄに到達させるため、主面３ａにおいて、受光部３ｄの全体を開口部４ｄの内側に配置して、露出させている。換言すれば、半導体チップ３の主面３ａにおいて、基材４の開口部４ｄの範囲は、受光部３ｄが形成された領域の範囲よりも広くなっている。同様に、第２接着材１１にも、例えば基材４の開口部４ｄと同じ寸法の開口部が形成されており、受光部３ｄの全てを第２接着材１１の開口部から露出させている。換言すれば、主面３ａにおいて、第２接着材１１は受光部３ｄの外縁よりも外側に配置されている。これにより、半導体チップ３の受光部３ｄと基材４の開口部４ｄとの位置関係を維持しつつ、かつ、全ての照射光を受光部３ｄに到達させることができるので、ＱＦＮ１０の信頼性を向上させることができる。   Here, the base material 4 and the second adhesive material 11 are disposed on the main surface 3a of the semiconductor chip 3 above the light receiving portion 3d. However, since Si, which is the material of the base material 4, does not transmit light, the entire surface of the light receiving part 3d is opened 4d on the main surface 3a in order to allow the irradiation light irradiated on the upper surface of the QFN 10 to reach the light receiving part 3d. It is placed inside and exposed. In other words, in the main surface 3a of the semiconductor chip 3, the range of the opening 4d of the base 4 is wider than the range of the region where the light receiving unit 3d is formed. Similarly, for example, an opening having the same size as the opening 4 d of the base material 4 is formed in the second adhesive 11, and the entire light receiving portion 3 d is exposed from the opening of the second adhesive 11. . In other words, on the main surface 3a, the second adhesive material 11 is disposed outside the outer edge of the light receiving portion 3d. Thereby, while maintaining the positional relationship between the light receiving portion 3d of the semiconductor chip 3 and the opening 4d of the base material 4 and all irradiation light can reach the light receiving portion 3d, the reliability of the QFN 10 can be increased. Can be improved.

また、例えば、ＱＦＮ１０をＣＣＤやＣＭＯＳイメージセンサなどの固体撮像装置に適用する場合、受光部３ｄの上に、マイクロレンズなどの部材を配置する方が好ましいが、ＱＦＮ１０は、開口部４ｄを有しているので、これらの部材を配置するスペースを確保することができる。   Further, for example, when the QFN 10 is applied to a solid-state imaging device such as a CCD or a CMOS image sensor, it is preferable to dispose a member such as a microlens on the light receiving unit 3d, but the QFN 10 has an opening 4d. Therefore, a space for arranging these members can be ensured.

なお、基材４および第２接着材１１の材料は、上記に限定されるわけではない。例えば、可視光に対して透明な部材で構成すれば、受光部３ｄの一部が基材４、あるいは第２接着材１１の一部と重なった場合であっても、受光部３ｄ全体に照射光を到達させることができる。   In addition, the material of the base material 4 and the 2nd adhesive material 11 is not necessarily limited above. For example, if a member transparent to visible light is used, the entire light receiving part 3d is irradiated even if a part of the light receiving part 3d overlaps the base material 4 or part of the second adhesive material 11. Light can reach.

ただし、この場合、少なくとも、受光部３ｄの全体が、ＱＦＮ１０の上面側から目視することができる程度の光透過性を有している必要がある。特に、光ピックアップ装置に組み込む光センサ系の半導体装置においては、光信号である照射光の波長域における分光透過率について、基材４および第２接着材１１の分光透過率は、封止体６の分光透過率よりも高くする必要がある。例えば、ＱＦＮ１０を波長が４０５ｎｍの青色半導体レーザを用いたＤＶＤ用の光ピックアップ装置に組み込む場合には、照射光の波長である４０５ｎｍ近傍の波長域において、９５％以上の分光透過率が要求される。   However, in this case, at least the entire light receiving portion 3d needs to have a light transmittance that can be visually observed from the upper surface side of the QFN 10. In particular, in an optical sensor type semiconductor device incorporated in an optical pickup device, the spectral transmittance of the base material 4 and the second adhesive 11 is about the spectral transmittance in the wavelength range of irradiation light that is an optical signal. It is necessary to make it higher than the spectral transmittance. For example, when the QFN 10 is incorporated into a DVD optical pickup device using a blue semiconductor laser having a wavelength of 405 nm, a spectral transmittance of 95% or more is required in the wavelength region near 405 nm that is the wavelength of the irradiation light. .

したがって、基材４の一部が受光部３ｄの一部と重なる場合には、基材４として非晶質の固体であるガラス材料を用いることが好ましい。また、第２接着材１１には、高い分光透過率特性に加え、基材４の裏面４ｂと半導体チップ３の主面３ａとを接着する接着強度も要求されるので、フッ素系、アクリル系、あるいはポリカーボネート系など透明度の高い熱可塑性樹脂を用いることが好ましい。熱可塑性樹脂を用いる理由は、以下である。すなわち、第２接着材１１に熱硬化性樹脂を用いる場合、硬化剤など非透明な材料を多く添加する必要がある。このため、第２接着材１１の分光透過率特性を向上させるためには、非透明な材料の添加割合が比較的少なくて済む熱可塑性樹脂を用いることが好ましい。   Therefore, when a part of the base material 4 overlaps with a part of the light receiving portion 3d, it is preferable to use a glass material that is an amorphous solid as the base material 4. In addition to the high spectral transmittance characteristics, the second adhesive material 11 is also required to have an adhesive strength for bonding the back surface 4b of the substrate 4 and the main surface 3a of the semiconductor chip 3, so that fluorine-based, acrylic-based, Alternatively, it is preferable to use a highly transparent thermoplastic resin such as polycarbonate. The reason for using the thermoplastic resin is as follows. That is, when a thermosetting resin is used for the second adhesive 11, it is necessary to add a large amount of non-transparent material such as a curing agent. For this reason, in order to improve the spectral transmittance characteristics of the second adhesive material 11, it is preferable to use a thermoplastic resin in which the addition ratio of the non-transparent material is relatively small.

また、アクリル樹脂やポリカーボネートの非晶質固体は、透明度が高いので、基材４の材料としても用いることができる。ただし、ＱＦＮ１０を光ピックアップ装置に組み込む光センサ装置として用いる場合には、前記したように特に高い分光透過率特性が要求されるので、分光透過率を向上させる観点から、ＳｉＯ２（ケイ酸）を主成分とする非晶質材料を用いることが好ましい。特に石英ガラスはＳｉＯ２（ケイ酸）の純度が高く、可視光に対する透明度の程度が非常に高いため、受光部３ｄと基材４とが重なるように配置する場合の基材４の材料として特に好ましい。 Moreover, since the amorphous solid of an acrylic resin or a polycarbonate has high transparency, it can also be used as a material for the substrate 4. However, when the QFN 10 is used as an optical sensor device incorporated in an optical pickup device, a particularly high spectral transmittance characteristic is required as described above. From the viewpoint of improving the spectral transmittance, SiO 2 (silicic acid) is used. It is preferable to use an amorphous material having a main component. In particular, quartz glass has a high purity of SiO 2 (silicic acid) and has a very high degree of transparency with respect to visible light. preferable.

受光部３ｄの一部が基材４、あるいは第２接着材１１の一部と重なる構造の場合、ＱＦＮ１０の小型化という観点からは、半導体チップ３の主面３ａにおける受光部３ｄの占める面積率が高くなる点で好ましい。しかし、上記のように受光部３ｄの一部が基材４、あるいは第２接着材１１の一部と重なる構造では、基材４および第２接着材１１に対する分光透過率の要求があるため、材料選択の自由度という観点からは、図１〜図４に示すように、受光部３ｄの全てを基材４の開口部４ｄ、および第２接着材１１の開口部から露出させた構造とすることが特に好ましい。   In the case where a part of the light receiving part 3d overlaps with the base material 4 or part of the second adhesive material 11, from the viewpoint of miniaturization of the QFN 10, the area ratio occupied by the light receiving part 3d in the main surface 3a of the semiconductor chip 3 Is preferable from the viewpoint of increasing. However, in the structure where a part of the light receiving portion 3d overlaps with the base material 4 or a part of the second adhesive material 11 as described above, there is a demand for spectral transmittance with respect to the base material 4 and the second adhesive material 11, From the viewpoint of the degree of freedom of material selection, as shown in FIGS. 1 to 4, all of the light receiving portion 3 d is exposed from the opening 4 d of the substrate 4 and the opening of the second adhesive 11. It is particularly preferred.

また、半導体チップ３および複数のワイヤ５は封止体６により封止されている。封止体６で半導体チップ３および複数のワイヤ５を封止することにより、半導体チップ３および複数のワイヤ５を保護することができる。また、受光部３ｄの全てを基材４の開口部４ｄ、および第２接着材１１の開口部から露出させることにより、照射光の受光経路が確保されているので、封止体６には、照射光に対する透光性は要求されない。したがって、封止体６に用いる材料選定に際しては封止体６の機械的強度、耐熱性、放熱性、離型性、あるいは半導体チップ３や基材４に加わる応力などを考慮して最適な材料を選択することができる。本実施の形態では、封止体６の材料として、例えば、熱硬化性樹脂であるエポキシ樹脂を基材として、線膨張係数を半導体チップ３および基材４に近づけるためのフィラー、硬化剤、着色剤などの添加剤を添加した封止用樹脂を用いている。   The semiconductor chip 3 and the plurality of wires 5 are sealed with a sealing body 6. By sealing the semiconductor chip 3 and the plurality of wires 5 with the sealing body 6, the semiconductor chip 3 and the plurality of wires 5 can be protected. Moreover, since the light receiving path for the irradiated light is secured by exposing all of the light receiving portion 3d from the opening 4d of the base material 4 and the opening of the second adhesive material 11, the sealing body 6 includes: Translucency with respect to irradiation light is not required. Therefore, when selecting a material to be used for the sealing body 6, an optimum material is considered in consideration of mechanical strength, heat resistance, heat dissipation, releasability, stress applied to the semiconductor chip 3 and the substrate 4, etc. Can be selected. In the present embodiment, as a material of the sealing body 6, for example, an epoxy resin, which is a thermosetting resin, is used as a base material, and a filler, a curing agent, and a color for making the linear expansion coefficient close to the semiconductor chip 3 and the base material 4. A sealing resin to which an additive such as an agent is added is used.

ここで、封止体６は基材４も封止しているが、図３に示すように、基材４は封止体６に完全に覆われているわけではなく、一部が露出している。詳しくは、基材４の主面４ａは、封止体６から完全に露出している。また、基材４の側面４ｃの一部（主面４ａ側の一部）も封止体６から露出している。別の観点から説明すると、基材４は封止体６の上面６ａ側に露出部を有し、この露出部は封止体６の上面６ａから突出している。さらに別の観点から説明すると、封止体６の下面６ｂから基材４の主面４ａまでの距離は、封止体６の下面６ｂから上面６ａまでの距離よりも長い。これらの構造は、ＱＦＮ１０の製造工程において、基材４の主面４ａ上への異物付着を防止する製造方法に起因するものであるが、この詳細な理由および、異物付着防止の観点から特に好ましいＱＦＮ１０の詳細な構造についてはＱＦＮ１０の製造方法を説明する際に説明する。   Here, the sealing body 6 also seals the base material 4, but as shown in FIG. 3, the base material 4 is not completely covered by the sealing body 6, and a part thereof is exposed. ing. Specifically, the main surface 4 a of the base material 4 is completely exposed from the sealing body 6. Further, a part of the side surface 4 c of the base material 4 (a part on the main surface 4 a side) is also exposed from the sealing body 6. If it demonstrates from another viewpoint, the base material 4 has an exposed part in the upper surface 6a side of the sealing body 6, and this exposed part protrudes from the upper surface 6a of the sealing body 6. FIG. If it demonstrates from another viewpoint, the distance from the lower surface 6b of the sealing body 6 to the main surface 4a of the base material 4 is longer than the distance from the lower surface 6b of the sealing body 6 to the upper surface 6a. These structures are caused by a manufacturing method for preventing foreign matter adhesion on the main surface 4a of the base material 4 in the manufacturing process of the QFN 10, and are particularly preferable from the viewpoint of this detailed reason and foreign matter adhesion prevention. The detailed structure of the QFN 10 will be described when the manufacturing method of the QFN 10 is described.

＜半導体装置の製造方法＞
次に図１〜図４に示すＱＦＮ１０の製造方法について説明する。 <Method for Manufacturing Semiconductor Device>
Next, the manufacturing method of QFN10 shown in FIGS. 1-4 is demonstrated.

まず、図５〜図７に示すリードフレーム（基材、基板）１５を準備する（リードフレーム準備工程）。図５は本実施の形態の半導体装置の製造に用いるリードフレームの全体構造の概要を示す平面図、図６は図５に示すＢ部を拡大して示す拡大断面図、図７は図６に示すＣ−Ｃ線に沿った拡大断面図である。   First, a lead frame (base material, substrate) 15 shown in FIGS. 5 to 7 is prepared (lead frame preparation step). FIG. 5 is a plan view showing an outline of the overall structure of the lead frame used for manufacturing the semiconductor device of the present embodiment, FIG. 6 is an enlarged cross-sectional view showing the portion B shown in FIG. 5, and FIG. It is an expanded sectional view along CC line shown.

本工程で準備するリードフレーム１５は、複数の製品形成領域（デバイス形成領域）１５ａ（図５において２点鎖線で囲まれる各領域）を有し、各製品形成領域１５ａは図１〜図４に示す半導体装置（ＱＦＮ１０）１個分に相当する。各製品形成領域１５ａは枠体１５ｂによって連結されている。また、図５に示すように各製品形成領域１５ａはマトリクス状に配置されている。図５では列方向に１２個、行方向に１５個配置された複数の製品形成領域１５ａのブロックが、行方向に２個連結された構造を示している。   The lead frame 15 prepared in this step has a plurality of product forming regions (device forming regions) 15a (each region surrounded by a two-dot chain line in FIG. 5), and each product forming region 15a is shown in FIGS. This corresponds to one semiconductor device (QFN10) shown. Each product formation region 15a is connected by a frame 15b. Further, as shown in FIG. 5, the product forming regions 15a are arranged in a matrix. FIG. 5 shows a structure in which two blocks of a plurality of product forming regions 15a arranged in the column direction and 15 in the row direction are connected in the row direction.

また、図６に示すように、リードフレーム１５が有する複数の製品形成領域１５ａは、それぞれタブ（チップ搭載部）１、タブ１を支持する複数の吊りリード８、タブ１の周囲に配置される複数のリード２を有している。また、リードフレームが有する枠体１５ｂは、複数の吊りリード８および複数のリード２と一体に形成されている。   Further, as shown in FIG. 6, the plurality of product formation regions 15 a included in the lead frame 15 are arranged around the tab (chip mounting portion) 1, the plurality of suspension leads 8 that support the tab 1, and the tab 1, respectively. A plurality of leads 2 are provided. Further, the frame body 15 b of the lead frame is formed integrally with the plurality of suspension leads 8 and the plurality of leads 2.

本実施の形態のＱＦＮ１０は、光ピックアップ装置に組み込まれる光センサであり、外部接続端子の数が比較的少ない。例えば、図１〜図４に示すＱＦＮ１０では、リード２の数は２０個である。このように端子数が少ない半導体装置の場合、製造コスト低減の観点から、配線を引き回すための配線層や絶縁層などを必要としない、リードフレームを用いることが好ましい。例えば、図５〜図７に示すリードフレーム１５はプレス加工により形成されている。詳しくは、リードフレーム１５の原料となる金属板を金型でプレスすることにより、タブ１、リード２、吊りリード８などの形状を図６に示すように成形している。このプレス加工は金型を用いて大量に生産することができるので、リードフレーム１５の製造コストを低減することができる。   The QFN 10 of this embodiment is an optical sensor incorporated in an optical pickup device, and has a relatively small number of external connection terminals. For example, in the QFN 10 shown in FIGS. 1 to 4, the number of leads 2 is 20. In the case of such a semiconductor device with a small number of terminals, it is preferable to use a lead frame that does not require a wiring layer or an insulating layer for routing the wiring from the viewpoint of reducing the manufacturing cost. For example, the lead frame 15 shown in FIGS. 5 to 7 is formed by press working. Specifically, by pressing a metal plate as a raw material of the lead frame 15 with a die, the shapes of the tab 1, the lead 2, the suspension lead 8, and the like are formed as shown in FIG. Since this press work can be produced in large quantities using a mold, the manufacturing cost of the lead frame 15 can be reduced.

なお、半導体装置の小型化・微細化を重視する場合、または少量・多品種化に対応する場合は、エッチング加工によりリードフレームを形成しても良い。   Note that when importance is attached to miniaturization and miniaturization of semiconductor devices, or in the case of dealing with a small quantity and a variety of products, a lead frame may be formed by etching.

次に、図８および図９に示すように半導体チップ３を準備して、それぞれタブ１の上面１ａ上に第１接着材９を介して搭載する（ダイボンディング工程）。図８は、図６に示すリードフレームに半導体チップを搭載した状態を示す拡大平面図、図９は図８に示すＣ−Ｃ線に沿った拡大断面図である。   Next, as shown in FIGS. 8 and 9, the semiconductor chip 3 is prepared and mounted on the upper surface 1a of the tab 1 via the first adhesive 9 (die bonding step). 8 is an enlarged plan view showing a state in which a semiconductor chip is mounted on the lead frame shown in FIG. 6, and FIG. 9 is an enlarged cross-sectional view along the line CC shown in FIG.

本工程では、まず、前記した半導体チップ３を準備する。半導体チップ３は前記したように主面３ａ、主面３ａに形成された受光部（センサ部）３ｄ、主面３ａに形成され、受光部３ｄと電気的に接続された複数のパッド３ｅ、主面３ａと反対側の裏面３ｂ、および主面３ａと裏面３ｂとの間に位置する側面とを有している。   In this step, first, the semiconductor chip 3 described above is prepared. As described above, the semiconductor chip 3 includes the main surface 3a, the light receiving portion (sensor portion) 3d formed on the main surface 3a, the plurality of pads 3e formed on the main surface 3a and electrically connected to the light receiving portion 3d, It has a back surface 3b opposite to the surface 3a and a side surface located between the main surface 3a and the back surface 3b.

また、リードフレーム１５の各タブ１の上面１ａには、半導体チップ３とタブ１とを固定するための第１接着材９を配置する。ここで、本実施の形態で使用する第１接着材９は、ペースト状の熱硬化性樹脂から成る。このため、リードフレーム１５の上面１ａ上にペースト状の第１接着材９を塗布することにより配置する。   A first adhesive 9 for fixing the semiconductor chip 3 and the tab 1 is disposed on the upper surface 1 a of each tab 1 of the lead frame 15. Here, the 1st adhesive material 9 used by this Embodiment consists of a paste-form thermosetting resin. For this reason, it arrange | positions by apply | coating the paste-form 1st adhesive material 9 on the upper surface 1a of the lead frame 15. FIG.

次に、図８および図９に示すように、半導体チップ３を、裏面３ｂがタブ１の上面１ａと対向するように配置する。この時、半導体チップ３の主面３ａがタブ１の上面１ａに対して傾斜しないように、コレットなどの押圧治具（図示は省略）を用いて半導体チップ３の主面３ａ側から押圧して配置することが好ましい。押圧治具で押し付けることにより、半導体チップ３の主面３ａをタブ１の上面１ａと略平行とすることができるので、結果として後述する基材４の主面がタブ１の上面１ａに対して傾斜することを防止することができる。また、製品形成領域１５ａ毎の複数の第１接着材９の厚さを略一定に揃えることができる。また、本実施の形態で使用する第１接着材９は熱硬化性の接着材であるため、半導体チップ３をタブ１の上面１ａ上に配置した後に熱を加えることで、この第１接着材９を硬化させ、半導体チップ３を固定する。   Next, as shown in FIGS. 8 and 9, the semiconductor chip 3 is arranged so that the back surface 3 b faces the top surface 1 a of the tab 1. At this time, the main surface 3a of the semiconductor chip 3 is pressed from the main surface 3a side of the semiconductor chip 3 using a pressing jig (not shown) such as a collet so that the main surface 3a is not inclined with respect to the upper surface 1a of the tab 1. It is preferable to arrange. By pressing with a pressing jig, the main surface 3a of the semiconductor chip 3 can be made substantially parallel to the upper surface 1a of the tab 1, and as a result, the main surface of the base material 4 described later with respect to the upper surface 1a of the tab 1 Inclination can be prevented. Moreover, the thickness of the some 1st adhesive material 9 for every product formation area | region 15a can be arrange | equalized substantially constant. Further, since the first adhesive 9 used in the present embodiment is a thermosetting adhesive, the first adhesive 9 can be obtained by applying heat after the semiconductor chip 3 is placed on the upper surface 1a of the tab 1. 9 is cured and the semiconductor chip 3 is fixed.

なお、本実施の形態では、第１接着材９として、ペースト状の樹脂を用いる例を説明したが、これに代えて両面に接着層を有するＤＡＦ（Die Attach Film）と呼ばれる樹脂フィルムを用いても良い。このＤＡＦを用いれば、ペースト状の樹脂を用いる場合と比較して第１接着材９の厚さをさらに一定にすることができる。このため、各製品形成領域１５ａにおける半導体チップ３の主面３ａの高さを略同一とすることができる。   In the present embodiment, an example in which a paste-like resin is used as the first adhesive 9 has been described. Instead, a resin film called a DAF (Die Attach Film) having an adhesive layer on both sides is used. Also good. If this DAF is used, the thickness of the 1st adhesive material 9 can be made still more constant compared with the case where paste-form resin is used. For this reason, the height of the main surface 3a of the semiconductor chip 3 in each product formation region 15a can be made substantially the same.

ただし、ＤＡＦを用いる場合、ペースト状の樹脂と比較すると製造コストが上昇する。また、ペースト状の樹脂の場合、基材となる樹脂に添加する材料を選択する自由度がＤＡＦと比較して高いので、接着強度、線膨脹係数などの要求仕様に応じて適切な添加剤を加えることができる。したがって、これらの観点からは、ペースト状の樹脂を用いることが好ましい。   However, when DAF is used, the manufacturing cost increases as compared with a paste-like resin. In the case of a paste-like resin, the degree of freedom in selecting a material to be added to the base resin is higher than that of DAF, so appropriate additives can be added according to the required specifications such as adhesive strength and linear expansion coefficient. Can be added. Therefore, it is preferable to use paste-like resin from these viewpoints.

次に、図１０および図１１に示すように半導体チップ３の主面３ａ上に、第２接着材１１を介して基材４を搭載する（基材搭載工程）。図１０は、図８に示す半導体チップに基材を搭載した状態を示す拡大平面図、図１１は図１０に示すＣ−Ｃ線に沿った拡大断面図である。   Next, as shown in FIGS. 10 and 11, the base material 4 is mounted on the main surface 3a of the semiconductor chip 3 via the second adhesive material 11 (base material mounting step). 10 is an enlarged plan view showing a state in which a substrate is mounted on the semiconductor chip shown in FIG. 8, and FIG. 11 is an enlarged cross-sectional view taken along line CC shown in FIG.

本工程では、まず基材４を準備する。基材４は前記したように主面４ａ、主面４ａと反対側の裏面４ｂ、主面４ａと裏面４ｂとの間に位置する側面４ｃ、および主面４ａから裏面４ｂまで貫通する開口部４ｄを有している。基材４の主面４ａには、開口部４ｄを覆う保護シート１２が予め接着されている。また、基材４の裏面４ｂには、熱溶融硬化性樹脂からなる第２接着材１１が、予め貼り付けてある。第２接着材１１は、枠状に形成され、基材４の開口部４ｄと重なる領域には、第２接着材１１の上面から下面まで貫通する開口部が形成されている。保護シート１２および第２接着材１１が予め接着された基材４は、例えば以下のように形成する。図１２〜図２１は、基材搭載工程で準備する基材の形成方法を説明する図であって、図１２は、ウエハを準備する工程を示す拡大断面図、図１３は、第２接着材を形成する工程を示す拡大断面図、図１４は、ダイシングテープを貼り付ける工程を示す拡大断面図である。また、図１５は、マスクを貼り付ける工程を示す拡大平面図、図１６は図１５に示すＦ−Ｆ線に沿った拡大断面図である。また、図１７は、ウエハおよび第２接着材に開口部を形成する工程を示す拡大断面図である。また、図１８は図１７に示すマスクを取り除き、ウエハを洗浄する工程を示す拡大断面図、図１９は、ウエハの主面に保護シートを貼り付ける工程を示す拡大断面図、図２０は、ウエハを個々の基材に切断する工程を示す拡大断面図、図２１は個片化された基材をピックアップする工程を示す拡大断面図である。   In this step, first, the base material 4 is prepared. As described above, the base material 4 includes the main surface 4a, the back surface 4b opposite to the main surface 4a, the side surface 4c located between the main surface 4a and the back surface 4b, and the opening 4d penetrating from the main surface 4a to the back surface 4b. have. A protective sheet 12 that covers the opening 4d is bonded in advance to the main surface 4a of the substrate 4. A second adhesive material 11 made of a heat-melt curable resin is affixed to the back surface 4b of the substrate 4 in advance. The second adhesive material 11 is formed in a frame shape, and an opening that penetrates from the upper surface to the lower surface of the second adhesive material 11 is formed in a region overlapping the opening 4 d of the base material 4. The base material 4 to which the protective sheet 12 and the second adhesive material 11 are bonded in advance is formed as follows, for example. 12-21 is a figure explaining the formation method of the base material prepared by a base material mounting process, Comprising: FIG. 12 is an expanded sectional view which shows the process of preparing a wafer, FIG. 13 is the 2nd adhesive material FIG. 14 is an enlarged cross-sectional view showing a step of attaching a dicing tape. FIG. 15 is an enlarged plan view showing a step of attaching a mask, and FIG. 16 is an enlarged cross-sectional view taken along the line FF shown in FIG. FIG. 17 is an enlarged cross-sectional view showing a process of forming openings in the wafer and the second adhesive material. 18 is an enlarged cross-sectional view showing a process of removing the mask shown in FIG. 17 and cleaning the wafer. FIG. 19 is an enlarged cross-sectional view showing a process of attaching a protective sheet to the main surface of the wafer. FIG. FIG. 21 is an enlarged cross-sectional view showing the step of picking up the singulated base material.

まず、図１２に示すように、準備する基材４（図１１参照）よりも大きい平板を用意する。本実施の形態では、基材４をＳｉで形成するので、一般に半導体チップの製造に用いるウエハ（Ｓｉウエハ）４１を用いることができる。ウエハ４１は、主面４１ａと主面４１ａの反対側に位置する裏面４１ｂを有しており、主面４１ａは、図１１に示す基材４の主面４ａに、裏面４１ｂは図１１に示す基材４の裏面４ｂにそれぞれ対応している。   First, as shown in FIG. 12, a flat plate larger than the base material 4 to be prepared (see FIG. 11) is prepared. In the present embodiment, since the substrate 4 is formed of Si, a wafer (Si wafer) 41 that is generally used for manufacturing semiconductor chips can be used. The wafer 41 has a main surface 41a and a back surface 41b located on the opposite side of the main surface 41a. The main surface 41a is the main surface 4a of the substrate 4 shown in FIG. 11, and the back surface 41b is shown in FIG. Each corresponds to the back surface 4 b of the base material 4.

次に、図１３に示すように、ウエハ４１の裏面４１ｂに第２接着材１１を形成する。第２接着材１１は、前記の通り、熱溶融硬化性を有する樹脂材料で構成され、これを裏面４１ｂに薄く塗布した後、乾燥させることにより形成することができる。   Next, as shown in FIG. 13, the second adhesive 11 is formed on the back surface 41 b of the wafer 41. As described above, the second adhesive 11 is made of a resin material having hot melt curability, and can be formed by applying the thin film to the back surface 41b and then drying it.

次に、図１４に示すようにウエハ４１の裏面４１ｂ側、すなわち、第２接着材１１が形成された面にダイシングテープ４２を貼り付ける。なお、ダイシングテープ４２は後述するウエハ４１を切断する工程までに貼り付ければ良いが、本実施の形態ではウエハ４１に開口部を形成する前に貼り付けている。被貼付面が平坦な方がダイシングテープ４２を容易に貼り付けられるからである。   Next, as shown in FIG. 14, a dicing tape 42 is attached to the back surface 41b side of the wafer 41, that is, the surface on which the second adhesive material 11 is formed. The dicing tape 42 may be attached by the process of cutting the wafer 41, which will be described later, but in this embodiment, the dicing tape 42 is attached before the opening is formed in the wafer 41. This is because the dicing tape 42 can be easily attached when the surface to be attached is flat.

次に図１５および図１６に示すように、ウエハ４１の主面４１ａ上にマスク４３を形成する。マスク４３は、複数の開口部４３ａが規則的に配置されており、本実施の形態では、図１５に示すようにマトリクス状に配置されている。マスク４３は、例えば、フォトレジストを使用し、ウエハ４１の主面４１ａに形成されている。   Next, as shown in FIGS. 15 and 16, a mask 43 is formed on the main surface 41 a of the wafer 41. The mask 43 has a plurality of openings 43a regularly arranged, and in this embodiment, the mask 43 is arranged in a matrix as shown in FIG. The mask 43 is formed on the main surface 41a of the wafer 41 using, for example, a photoresist.

次に、図１７に示すようにウエハ４１の開口部４ｄおよび第２接着材１１の開口部を形成する。本工程では、ウエハ４１の主面４１ａ側、すなわち、マスク４３が形成された側からウエハ４１および第２接着材１１の開口部に相当する部分を取り除くことにより形成する。取り除く方法には既知の種々の方法を用いることができるが、本実施の形態では、例えば、ウェットエッチングと呼ばれる侵食技術を用いている。ウェットエッチングでは、非加工部分をエッチング液に浸し、マスク４３の開口部４３ａ（図１６参照）からエッチング液を供給することにより不要な部分を除去する。この他、反応性のエッチングガスを利用するドライエッチング技術、あるいは研磨材を吹き付けるサンドブラスト技術などを用いて形成することもできる。   Next, as shown in FIG. 17, the opening 4 d of the wafer 41 and the opening of the second adhesive 11 are formed. In this step, the wafer 41 is formed by removing a portion corresponding to the opening of the second adhesive 11 from the main surface 41a side of the wafer 41, that is, the side where the mask 43 is formed. Various known methods can be used as the removing method. In this embodiment, for example, an erosion technique called wet etching is used. In wet etching, an unprocessed portion is immersed in an etching solution, and unnecessary portions are removed by supplying the etching solution from the opening 43a (see FIG. 16) of the mask 43. In addition, a dry etching technique using a reactive etching gas or a sand blast technique for spraying an abrasive can be used.

次に、図１８に示すようにウエハ４１および第２接着材１１を洗浄し、その後乾燥させる。本工程では、図１７に示すマスク４３を取り除いた後、水洗、あるいは洗浄液などを用いて、特に、開口部４ｄ内に残留する不要部除去時の残渣を完全に取り除く。   Next, as shown in FIG. 18, the wafer 41 and the second adhesive 11 are washed and then dried. In this step, the mask 43 shown in FIG. 17 is removed, and then the residue at the time of removing unnecessary portions remaining in the opening 4d is completely removed using water or a cleaning solution.

次に、図１９に示すようにウエハ４１の主面４１ａ上に保護シート１２を貼り付ける。本工程では、全ての開口部４ｄが保護シート１２に覆われるように貼り付ける。これにより開口部４ｄ内は、密封され、落下異物等から保護される。   Next, as shown in FIG. 19, the protective sheet 12 is pasted on the main surface 41 a of the wafer 41. In this step, all the openings 4d are pasted so as to be covered with the protective sheet 12. Thereby, the inside of the opening 4d is sealed and protected from falling foreign matters and the like.

次に、図２０に示すように、ウエハ４１および第２接着材１１をダイシングラインに沿って切断し、個々の基材４に切断する。   Next, as shown in FIG. 20, the wafer 41 and the second adhesive material 11 are cut along dicing lines and cut into individual substrates 4.

次に、図２１に示すように、個片化された基材４をピックアップして搬送する。搬送先は、例えば、複数の基材４を一旦収容する容器に搬送してもよい。ただし、ダイシングテープ４２から基材４を取り外すと、開口部４ｄが基材４の裏面４ｂ側から露出することとなる。したがって、汚染防止の観点からは、ピックアップした基材４をそのまま、図１１に示す半導体チップ３の主面３ａ上まで搬送し、続いて搭載してしまう（ダイレクトピックアップと呼ばれる）ことが好ましい。   Next, as shown in FIG. 21, the separated base material 4 is picked up and conveyed. For example, the transport destination may be transported to a container that temporarily accommodates the plurality of base materials 4. However, when the base material 4 is removed from the dicing tape 42, the opening 4d is exposed from the back surface 4b side of the base material 4. Therefore, from the viewpoint of preventing contamination, it is preferable that the picked-up base material 4 is transferred as it is onto the main surface 3a of the semiconductor chip 3 shown in FIG. 11 and subsequently mounted (referred to as a direct pick-up).

以上の工程により、主面４ａには、開口部４ｄを覆う保護シート１２が予め接着され、裏面４ｂには、第２接着材１１が、予め貼り付けてある基材４が得られる。このように基材４の開口部４ｄ全体を覆う保護シート１２を主面４ａに予め接着しておき、この基材４を搭載することで、半導体チップ３の受光部３ｄを外部から遮断することができるので、製造工程中の異物の落下などから受光部３ｄを保護することができる。   Through the above steps, the protective sheet 12 covering the opening 4d is bonded in advance to the main surface 4a, and the base material 4 to which the second adhesive material 11 is bonded in advance is obtained on the back surface 4b. In this way, the protective sheet 12 covering the entire opening 4d of the substrate 4 is bonded to the main surface 4a in advance, and the light receiving unit 3d of the semiconductor chip 3 is blocked from the outside by mounting the substrate 4. Therefore, the light receiving portion 3d can be protected from the fall of foreign matter during the manufacturing process.

また、前記ダイボンディング工程では、土台であるタブ１にペースト状の第１接着材９を塗布し、この第１接着材９上に半導体チップ３を押し付けてボンディングする方法を用いた。しかし、本工程では、第２接着材１１が予め基材４に接着されていることが好ましい。その理由は以下である。   In the die bonding step, a paste-like first adhesive material 9 is applied to the base tab 1 and the semiconductor chip 3 is pressed onto the first adhesive material 9 for bonding. However, in this step, it is preferable that the second adhesive 11 is bonded to the substrate 4 in advance. The reason is as follows.

まず、第１の理由として、第２接着材１１を基材４と先に接着する場合、例えば、図１２〜図２１を用いて説明したような方法を用いることで、複数の基材４にそれぞれ接着する第２接着材１１を一括して形成することができる。このように複数の第２接着材１１を一括して形成すると、各第２接着材１１の厚さを略一定に揃えやすくなる。   First, as a first reason, when the second adhesive 11 is bonded to the substrate 4 first, for example, by using the method described with reference to FIGS. The second adhesive materials 11 to be bonded to each other can be collectively formed. When the plurality of second adhesive materials 11 are collectively formed in this way, the thickness of each second adhesive material 11 can be easily made substantially uniform.

第２接着材１１の厚さを略一定とすると、製品形成領域１５ａ毎の複数の基材４の主面４ａの高さを略一定に揃えることができる。基材４の主面４ａの高さを揃えると、後述する封止工程において複数の基材４の主面４ａに加わる圧力を略均一化することができる。基材４の主面４ａに加わる圧力を均一化することによる効果については、封止工程について説明する際に詳細に説明する。   When the thickness of the second adhesive material 11 is substantially constant, the heights of the main surfaces 4a of the plurality of base materials 4 for each product forming region 15a can be made substantially constant. When the height of the main surface 4a of the base material 4 is made uniform, the pressure applied to the main surfaces 4a of the plurality of base materials 4 in the sealing step described later can be made substantially uniform. The effect of equalizing the pressure applied to the main surface 4a of the substrate 4 will be described in detail when the sealing process is described.

なお、第２接着材１１としては、前記した熱溶融硬化性の接着材を塗布した後、乾燥して形成する他に、前記した両面に接着層を有するＤＡＦを用いることもできる。このＤＡＦはフィルム状の両面接着テープであり、基材（コア材）と、この基材の表面に形成された接着層から成る。そして、ＤＡＦは、第１接着材９に用いるペースト状の接着材と比較して厚さを均一に形成することができる。   In addition, as the 2nd adhesive material 11, after apply | coating the above-mentioned hot-melt-curable adhesive material and drying, it can also use DAF which has an above-mentioned adhesive layer on both surfaces. This DAF is a film-like double-sided adhesive tape, and comprises a base material (core material) and an adhesive layer formed on the surface of the base material. And DAF can form thickness uniformly compared with the paste-form adhesive material used for the 1st adhesive material 9. FIG.

ところで、本実施の形態では、第１接着材９にはペースト状の接着材を用いている。基材４の第２主面の高さを決定する要因には、第１接着材９の厚さも含まれるので、高さを揃える観点からは、第１接着材９にもＤＡＦなどフィルム状の接着材を用いることが好ましい。   By the way, in the present embodiment, a paste-like adhesive is used for the first adhesive 9. Factors that determine the height of the second main surface of the substrate 4 include the thickness of the first adhesive 9. From the viewpoint of aligning the height, the first adhesive 9 also has a film shape such as DAF. It is preferable to use an adhesive.

しかし、前記ダイボンディング工程で説明したペースト状の第１接着材９は、半導体チップの接着材料として一般に用いられるので、安価に入手することができる。また、第１接着材９の厚さは、前記の通り半導体チップ３を搭載する際に、押圧治具を用いて半導体チップ３の主面３ａ側から押圧することにより、ある程度厚さの均一性を確保することができる。   However, since the paste-like first adhesive material 9 described in the die bonding step is generally used as an adhesive material for a semiconductor chip, it can be obtained at low cost. Further, the thickness of the first adhesive 9 is uniform to a certain extent by pressing from the main surface 3a side of the semiconductor chip 3 using a pressing jig when the semiconductor chip 3 is mounted as described above. Can be secured.

一方、第２接着材１１は半導体チップ３の受光部３ｄの上に配置するものである。また、第２接着材１１の上には基材４が搭載され、基材４は枠状の構造物（枠体）なので半導体チップ３よりも破損し易い。したがって、第２接着材１１にペースト状の接着材を用いて基材４を搭載する場合、半導体チップ３を搭載する際に加える押圧力よりも小さい押圧力しか加えることができない。この結果、第２接着材１１の厚さが大きくばらつく虞がある。   On the other hand, the second adhesive 11 is disposed on the light receiving portion 3 d of the semiconductor chip 3. Further, the base material 4 is mounted on the second adhesive material 11, and the base material 4 is more easily damaged than the semiconductor chip 3 because it is a frame-like structure (frame body). Therefore, when the base material 4 is mounted on the second adhesive material 11 using a paste-like adhesive material, only a pressing force smaller than the pressing force applied when mounting the semiconductor chip 3 can be applied. As a result, the thickness of the second adhesive material 11 may vary greatly.

すなわち、ＱＦＮ１０の製造コスト低減と、信頼性向上とを両立させるため、基材４の主面４ａの高さへの影響を比較的小さくできる第１接着材９についてはペースト状の接着材を用い、基材４の主面４ａの高さへの影響が特に大きい第２接着材１１については予め第２接着材１１を接着している。   That is, in order to achieve both reduction in the manufacturing cost of the QFN 10 and improvement in reliability, a paste-like adhesive is used for the first adhesive 9 that can have a relatively small effect on the height of the main surface 4a of the substrate 4. The second adhesive material 11 is preliminarily bonded to the second adhesive material 11 that has a particularly large influence on the height of the main surface 4a of the substrate 4.

そして第２の理由として、基材４は半導体チップ３の主面３ａ上に搭載するものである。したがって、本工程を後述するワイヤボンディング工程よりも前に行う場合、ペースト状の接着材を塗布する工程の位置精度あるいはペーストの粘度によっては、パッド３ｅを第２接着材１１が覆ってしまう虞がある。また、半導体チップ３の主面３ａを傷つける危険性を低減するためには、主面３ａを基材４で保護する前に主面３ａ上で作業する工程の数をできる限り減らす方が好ましい。第２接着材１１を予め接着しておけば、パッド３ｅを第２接着材１１が覆ってしまうことを防止できる。また、ペースト状の接着材を塗布する工程を省略することができるので、半導体チップ３の主面３ａを傷つける可能性を低減することができる。   As a second reason, the base material 4 is mounted on the main surface 3 a of the semiconductor chip 3. Therefore, when this step is performed before the wire bonding step described later, the second adhesive 11 may cover the pad 3e depending on the positional accuracy of the step of applying the paste adhesive or the viscosity of the paste. is there. In order to reduce the risk of damaging the main surface 3 a of the semiconductor chip 3, it is preferable to reduce the number of processes on the main surface 3 a as much as possible before protecting the main surface 3 a with the base material 4. If the second adhesive material 11 is bonded in advance, it is possible to prevent the second adhesive material 11 from covering the pad 3e. Further, since the step of applying the paste adhesive can be omitted, the possibility of damaging the main surface 3a of the semiconductor chip 3 can be reduced.

次に、裏面４ｂに第２接着材１１が接着された基材４を、裏面４ｂが半導体チップ３の主面３ａと対向するように、第２接着材１１を介して半導体チップ３の主面３ａ上に搭載する。この際、半導体チップ３を加熱する（あるいは、予め加熱しておく）と、半導体チップ３の熱が第２接着材１１に伝達されることにより第２接着材１１が軟化し、基材４と半導体チップ３とが接着する。   Next, the main surface of the semiconductor chip 3 is interposed between the base 4 having the second adhesive material 11 bonded to the back surface 4b through the second adhesive material 11 so that the back surface 4b faces the main surface 3a of the semiconductor chip 3. Mount on 3a. At this time, if the semiconductor chip 3 is heated (or preheated), the heat of the semiconductor chip 3 is transmitted to the second adhesive material 11, whereby the second adhesive material 11 is softened, and the base material 4 The semiconductor chip 3 is bonded.

なお、図１１に示すように第２接着材１１の厚さは第１接着材９の厚さよりも薄いことが好ましい。これは以下の理由による。すなわち、第２接着材１１は熱溶融特性を有しているため、硬化後の熱硬化性樹脂である第１接着材９よりも剛性が低い（柔らかい）。したがって、後述する封止工程において、クランプ（狭持）する際には、第１接着材９よりも第２接着材１１の方が変形しやすい。そこで、本実施の形態では、第２接着材１１の厚さを第１接着材９の厚さよりも薄くすることにより、第２接着材１１を変形しにくくすることができるので、封止工程における第２接着材１１の変形を抑制することができる。   As shown in FIG. 11, the thickness of the second adhesive material 11 is preferably thinner than the thickness of the first adhesive material 9. This is due to the following reason. That is, since the 2nd adhesive material 11 has a heat-melting characteristic, rigidity is lower than the 1st adhesive material 9 which is a thermosetting resin after hardening (soft). Therefore, the second adhesive 11 is more likely to be deformed than the first adhesive 9 when clamping (clamping) in the sealing step described later. Therefore, in the present embodiment, by making the thickness of the second adhesive material 11 thinner than the thickness of the first adhesive material 9, it is possible to make the second adhesive material 11 difficult to deform. The deformation of the second adhesive material 11 can be suppressed.

また、本工程では、基材４の主面４ａの高さが、後述するワイヤボンディング工程において、複数のパッド３ｅと複数のリード２とをそれぞれ電気的に接続した複数のワイヤ５（図３参照）の頂部の高さよりも上側となるように搭載する。例えば、基材４の厚さは、ワイヤ５のループ高さよりも厚い。これは、後述する封止工程において、ワイヤ５（図３参照）を確実に封止しつつ、かつ、基材４の側面４ｃの一部を封止体６から露出させるためである。このような位置関係で配置するため、本実施の形態では、図３に示すように基材４の厚さを、パッド３ｅ上面からワイヤ５の頂部までの厚さ方向の距離よりも厚くしている。   Further, in this step, the height of the main surface 4a of the base material 4 is such that the plurality of wires 5 (see FIG. 3) that electrically connect the plurality of pads 3e and the plurality of leads 2 in the wire bonding step described later. ) So that it is above the height of the top. For example, the thickness of the base material 4 is thicker than the loop height of the wire 5. This is for exposing a part of the side surface 4c of the base material 4 from the sealing body 6 while reliably sealing the wire 5 (see FIG. 3) in the sealing step described later. In order to arrange in such a positional relationship, in the present embodiment, as shown in FIG. 3, the thickness of the base material 4 is made thicker than the distance in the thickness direction from the upper surface of the pad 3e to the top of the wire 5. Yes.

本工程により、半導体チップ３の主面３ａに形成された受光部３ｄは第２接着材１１を介して基材４および主面４ａに接着された保護シート１２に完全に覆われ、保護される。   By this step, the light receiving portion 3d formed on the main surface 3a of the semiconductor chip 3 is completely covered and protected by the protective sheet 12 bonded to the base material 4 and the main surface 4a via the second adhesive material 11. .

次に、図２２および図２３に示すように半導体チップ３の複数のパッド３ｅと複数のリード（電極部、内部接続部）２とを、複数のワイヤ５を介してそれぞれ電気的に接続する（ワイヤボンディング工程）。図２２は、図１０に示すパッドとリードとをそれぞれワイヤを介して電気的に接続した状態を示す拡大平面図、図２３は図２２に示すＣ−Ｃ線に沿った拡大断面図である。   Next, as shown in FIGS. 22 and 23, a plurality of pads 3e of the semiconductor chip 3 and a plurality of leads (electrode portions, internal connection portions) 2 are electrically connected via a plurality of wires 5, respectively ( Wire bonding process). 22 is an enlarged plan view showing a state in which the pads and leads shown in FIG. 10 are electrically connected via wires, and FIG. 23 is an enlarged cross-sectional view taken along the line CC shown in FIG.

本実施の形態では、ワイヤ５の接合方法として超音波および熱圧着を併用して行っており、ワイヤボンディングの方式としては、半導体チップ３のパッド３ｅ側にワイヤ５の一端部を接続してから、ワイヤ５の他端部をリードフレーム１５のリード２と接続する、所謂、正ボンディング方式である。また、図２３に示すように、半導体チップ３のパッド３ｅ上には、キャピラリ（図示は省略）の先端部から突出したワイヤ５の一端部を放電させることで形成されたボール部が、キャピラリの荷重により接合されている。このボール部をワイヤ５の一端部に形成しておくことで、１ｓｔ側であるパッド３ｅと、ワイヤ５との接合強度をより向上することができる。   In the present embodiment, ultrasonic waves and thermocompression bonding are used together as a bonding method of the wire 5. As a wire bonding method, one end of the wire 5 is connected to the pad 3 e side of the semiconductor chip 3. This is a so-called positive bonding method in which the other end of the wire 5 is connected to the lead 2 of the lead frame 15. Further, as shown in FIG. 23, on the pad 3e of the semiconductor chip 3, a ball portion formed by discharging one end portion of the wire 5 protruding from the tip portion of the capillary (not shown) has a capillary portion. Joined by load. By forming this ball portion at one end of the wire 5, the bonding strength between the pad 3 e on the first side and the wire 5 can be further improved.

また正ボンディング方式では、１ｓｔ側であるパッド３ｅとワイヤ５の一端部とを接合した後、キャピラリがループ軌道を描いて２ｎｄ側であるリードフレーム１５のリード２にワイヤ５を導くことによりワイヤ５のループ形状を形成する。この時、ワイヤ５のループ形状の頂部が、基材４の主面４ａの高さよりも低い位置となるように形成する。これは前記したように後述する封止工程において、ワイヤ５を確実に封止しつつ、かつ、基材４の側面４ｃの一部を封止体６から露出させるためである。   In the positive bonding method, after the pad 3e on the first side and one end of the wire 5 are joined, the capillary draws a loop trajectory and guides the wire 5 to the lead 2 of the lead frame 15 on the 2nd side. The loop shape is formed. At this time, the top of the loop shape of the wire 5 is formed at a position lower than the height of the main surface 4 a of the base 4. This is because, as described above, in the sealing step to be described later, the wire 5 is reliably sealed and a part of the side surface 4c of the base member 4 is exposed from the sealing body 6.

また、本実施の形態では、本工程（ワイヤボンディング工程）は前記した基材搭載工程の後で行う。換言すれば、前記基材搭載工程はワイヤボンディング工程の前に行う。さらに換言すれば、ワイヤボンディング工程は、既に基材４が搭載された状態で行う。これは以下の理由による。   Moreover, in this Embodiment, this process (wire bonding process) is performed after an above-described base material mounting process. In other words, the substrate mounting process is performed before the wire bonding process. In other words, the wire bonding step is performed with the base material 4 already mounted. This is due to the following reason.

すなわち、本実施の形態の工程順序を入れ替えてワイヤボンディング工程を基材搭載工程の前に行うと、基材搭載工程は、複数のワイヤ５がパッド３ｅに接合された状態で行うこととなる。このため、基材４を搭載する際に基材４あるいはこれを搭載するコレットなどの治具がワイヤ５と接触する可能性がある。この場合、ワイヤ５の接合部がパッド３ｅから外れ、導通不良となる虞がある。また、パッド３ｅから外れなくともワイヤ５が変形し、隣り合うワイヤ５同士が接触すると、短絡する虞がある。導通不良や短絡は、ＱＦＮ１０の信頼性低下の原因となる。   That is, if the process sequence of the present embodiment is changed and the wire bonding process is performed before the substrate mounting process, the substrate mounting process is performed in a state where the plurality of wires 5 are bonded to the pads 3e. For this reason, when mounting the base material 4, the base material 4 or a jig such as a collet mounting the base material 4 may come into contact with the wire 5. In this case, the bonding portion of the wire 5 may come off from the pad 3e, resulting in poor conduction. Further, if the wire 5 is deformed without coming off the pad 3e and the adjacent wires 5 come into contact with each other, there is a possibility of short circuit. A conduction failure or a short circuit causes a decrease in the reliability of the QFN 10.

そこで、本実施の形態では、ワイヤボンディング工程を、既に基材４が搭載された状態で行う。これにより信頼性低下の原因となる導通不良や短絡を防止することができる。   Therefore, in the present embodiment, the wire bonding process is performed with the base material 4 already mounted. Thereby, it is possible to prevent a conduction failure and a short circuit that cause a decrease in reliability.

次に、図２４および図２５に示すように基材４の側面４ｃの一部および基材４の主面４ａが露出するように、半導体チップ３、基材４、および複数のワイヤ５を樹脂で封止し、封止体（一括封止体）を形成する（封止工程）。図２４は、図２２に示す半導体チップ、基材、および複数のワイヤを樹脂で封止し、封止体を形成した状態を示す拡大平面図、図２５は図２４に示すＣ−Ｃ線に沿った拡大断面図である。   Next, as shown in FIGS. 24 and 25, the semiconductor chip 3, the base material 4, and the plurality of wires 5 are made of resin so that a part of the side surface 4 c of the base material 4 and the main surface 4 a of the base material 4 are exposed. To form a sealing body (collective sealing body) (sealing step). 24 is an enlarged plan view showing a state in which the semiconductor chip, the substrate, and the plurality of wires shown in FIG. 22 are sealed with resin to form a sealing body, and FIG. 25 is a cross-sectional view taken along line CC in FIG. It is an expanded sectional view along.

本実施の形態では、複数の製品形成領域１５ａをまとめて封止する、所謂、一括モールド方式（一括トランスファモールド方式）により、一括封止体１６を形成し、後述する個片化工程で、各ＱＦＮ１０に分割する。このような製造方法はＭＡＰ（Mold Array Process）方式と呼ばれる。このＭＡＰ方式は、一回の封止工程でマトリクス状に配置された多数の製品形成領域１５ａを封止することができるので、生産効率が向上し、製造コストを低減させる観点から好ましい。なお、図２４および図２５に示す一括封止体１６を製品形成領域１５ａ毎に分割すると、図１〜図４に示す封止体６が得られる。   In the present embodiment, a batch sealing body 16 is formed by a so-called batch molding method (collective transfer molding method) that collectively seals a plurality of product formation regions 15a. Divide into QFN10. Such a manufacturing method is called a MAP (Mold Array Process) method. This MAP method is preferable from the viewpoint of improving the production efficiency and reducing the manufacturing cost because a large number of product formation regions 15a arranged in a matrix can be sealed in a single sealing step. 24 and 25 is divided into the product formation regions 15a, the sealing body 6 shown in FIGS. 1 to 4 is obtained.

ここで、一括封止体１６を形成する工程の詳細について、図２６〜図３６を用いて説明する。   Here, the detail of the process of forming the collective sealing body 16 is demonstrated using FIGS. 26-36.

まず、図２６に示すように、上型１７ａおよび上型１７ａと対向する下型１７ｂを有する成形金型１７を準備する（成形金型準備工程）。図２６は本実施の形態の半導体装置の封止体の形成に用いる成形金型の一部を拡大して示す拡大断面図である。   First, as shown in FIG. 26, a molding die 17 having an upper die 17a and a lower die 17b facing the upper die 17a is prepared (molding die preparation step). FIG. 26 is an enlarged cross-sectional view showing a part of the molding die used for forming the sealing body of the semiconductor device of the present embodiment.

上型１７ａは、上型面１７ｃと、この上型面１７ｃに形成されたキャビティ１７ｄと、このキャビティ１７ｄに連通するように上型１７ａに形成され、樹脂を供給するためのゲート部１７ｅと、このゲート部１７ｅとキャビティ１７ｄを介して対向する位置であり、上型１７ａに形成されたエアベント部（図示は省略）とを有している。また、キャビティ１７ｄの側面１７ｄａは外側から内側に向かって傾斜しており、これにより、成形金型１７から、一括封止体１６（図２５参照）が形成されたリードフレーム１５（図２５参照）を取り出す際の離型性を向上させている。   The upper mold 17a includes an upper mold surface 17c, a cavity 17d formed on the upper mold surface 17c, a gate portion 17e formed on the upper mold 17a so as to communicate with the cavity 17d, and for supplying resin. This is a position facing the gate portion 17e through the cavity 17d, and has an air vent portion (not shown) formed in the upper die 17a. Further, the side surface 17da of the cavity 17d is inclined from the outside to the inside, whereby the lead frame 15 (see FIG. 25) in which the batch sealing body 16 (see FIG. 25) is formed from the molding die 17. The mold releasability when taking out is improved.

一方、下型１７ｂは、上型１７ａの上型面１７ｃと対向する下型面１７ｆを有している。また、下型１７ｂのリードフレーム搭載領域は段差部１７ｇを有し、この段差部１７ｇの側面１７ｇａでリードフレーム１５（図２５参照）の位置合わせを行う構造となっている。   On the other hand, the lower mold 17b has a lower mold surface 17f facing the upper mold surface 17c of the upper mold 17a. Further, the lead frame mounting region of the lower mold 17b has a stepped portion 17g, and the lead frame 15 (see FIG. 25) is aligned by the side surface 17ga of the stepped portion 17g.

また、成形金型１７は、上型１７ａと下型１７ｂとを型合わせすることにより形成されるポット部１７ｈを有している。ポット部１７ｈは、ゲート部１７ｅなどの樹脂流路を介してキャビティ１７ｄと連通されている。また、ポット部１７ｈには、一括封止体１６（図２５参照）を形成するための樹脂を充填するためのプランジャ１７ｊが配置されている。   The molding die 17 has a pot portion 17h formed by matching the upper die 17a and the lower die 17b. The pot portion 17h communicates with the cavity 17d through a resin flow path such as a gate portion 17e. In addition, a plunger 17j for filling a resin for forming the collective sealing body 16 (see FIG. 25) is disposed in the pot portion 17h.

次に、図２７に示すように上型１７ａと下型１７ｂとの間にフィルム（上型面被覆フィルム）１８を配置する（フィルム配置工程）。図２７は図２６に示す上型と下型の間にフィルムを配置した状態を示す要部拡大断面図である。   Next, as shown in FIG. 27, a film (upper mold surface covering film) 18 is disposed between the upper mold 17a and the lower mold 17b (film arrangement process). 27 is an enlarged cross-sectional view of a main part showing a state in which a film is disposed between the upper mold and the lower mold shown in FIG.

フィルム１８は、上型１７ａの上型面１７ｃを覆うように配置する。また、フィルム１８は上型１７ａの上型面１７ｃよりも大きい面積を有し、上型面１７ｃ全体を覆うように配置されていることが好ましい。特に、フィルム１８は少なくともポット部１７ｈが配置される領域から前記エアベント部が配置された領域に亘って被覆する大きさを有していることが好ましい。後述する樹脂供給工程で、上型１７ａの上型面１７ｃとフィルム１８との間に樹脂が流入するのを防止するためである。   The film 18 is disposed so as to cover the upper mold surface 17c of the upper mold 17a. Moreover, it is preferable that the film 18 has a larger area than the upper mold surface 17c of the upper mold 17a and is arranged so as to cover the entire upper mold surface 17c. In particular, the film 18 preferably has a size that covers at least a region where the pot portion 17h is disposed to a region where the air vent portion is disposed. This is to prevent the resin from flowing between the upper mold surface 17c of the upper mold 17a and the film 18 in the resin supply process described later.

また、フィルム１８は、図２７に示すように上型１７ａの上型面１７ｃの凹凸に倣って配置することが好ましい。上型１７ａの上型面１７ｃとフィルム１８との間に隙間が生じることを防止するためである。図２７に示すように上型面１７ｃの凹凸に倣ってフィルム１８を配置する方法として、例えば上型１７ａの複数の箇所に上型面１７ｃまで貫通する吸気孔を形成し、該吸気孔から吸気することにより吸着させる方法がある。しかし、この場合、吸気孔が形成されていない箇所では、フィルム１８の自重により弛みが発生し、上型１７ａの上型面１７ｃとの間に隙間が生じる場合がある。   Moreover, it is preferable that the film 18 is disposed following the unevenness of the upper mold surface 17c of the upper mold 17a as shown in FIG. This is to prevent a gap from being formed between the upper mold surface 17c of the upper mold 17a and the film 18. As shown in FIG. 27, as a method of arranging the film 18 following the unevenness of the upper mold surface 17c, for example, intake holes penetrating to the upper mold surface 17c are formed at a plurality of locations of the upper mold 17a, and the intake holes are sucked from the intake holes. There is a method of adsorbing by doing. However, in this case, in a portion where no air inlet hole is formed, slack may occur due to the weight of the film 18, and a gap may be formed between the upper die surface 17c and the upper die surface 17c.

そこで、フィルム１８を上型１７ａの上型面１７ｃとの間に隙間を生じさせることなく配置するという観点からは、フィルム１８の上面１８ａに粘着層を形成し、上型面１７ｃと密着させることが好ましい。ただし、粘着層は図２７に示すようにフィルム１８の下面１８ｂ側が後述するクランプ工程で保護シート１２（図２５参照）の上面１２ａと当接するまでの間、上面１８ａと上型面１７ｃとが密着状態を維持できる程度の接着力を有していれば良い。フィルム１８の交換の容易性を考慮すると、前記密着状態を維持できる程度の接着力を下回らない範囲において、接着力は低いほど好ましい。   Therefore, from the viewpoint of disposing the film 18 without creating a gap with the upper mold surface 17c of the upper mold 17a, an adhesive layer is formed on the upper surface 18a of the film 18 and is in close contact with the upper mold surface 17c. Is preferred. However, as shown in FIG. 27, the upper surface 18a and the upper mold surface 17c are in close contact with each other until the lower surface 18b side of the film 18 comes into contact with the upper surface 12a of the protective sheet 12 (see FIG. 25) in the clamping process described later. What is necessary is just to have the adhesive force of the grade which can maintain a state. Considering the ease of replacement of the film 18, it is preferable that the adhesive strength is as low as possible within a range that does not fall below the adhesive strength that can maintain the contact state.

なお、フィルム１８の厚さや硬さなどその他の特性については後述するクランプ工程において説明する。   Note that other characteristics such as the thickness and hardness of the film 18 will be described in the clamping process described later.

次に、図２８に示すように半導体チップ３および基材４が搭載されたリードフレーム１５を、フィルム１８と下型１７ｂとの間に配置する（リードフレーム配置工程）。図２８は図２７に示すフィルムと下型の間に図２５に示すリードフレームを配置した状態を示す要部拡大断面図である。   Next, as shown in FIG. 28, the lead frame 15 on which the semiconductor chip 3 and the base material 4 are mounted is disposed between the film 18 and the lower mold 17b (lead frame arranging step). 28 is an enlarged cross-sectional view of a main part showing a state in which the lead frame shown in FIG. 25 is arranged between the film shown in FIG. 27 and the lower mold.

本工程ではリードフレーム１５の下面が下型１７ｂの下型面１７ｆと対向し、複数の半導体チップ３が上型１７ａのキャビティ１７ｄの内部に位置するように（１個のキャビティ１７ｄ内に複数の半導体チップ３が配置されるように）、リードフレーム１５の位置合わせをして成形金型１７の内部に配置する。この位置合わせは、リードフレーム１５の端部を下型１７ｂの段差部１７ｇの側面１７ｇａに合わせることで、容易に位置合わせを行うことができる。   In this step, the lower surface of the lead frame 15 is opposed to the lower mold surface 17f of the lower mold 17b, and the plurality of semiconductor chips 3 are positioned inside the cavity 17d of the upper mold 17a (a plurality of ones in the cavity 17d). The lead frame 15 is aligned and placed inside the molding die 17 so that the semiconductor chip 3 is placed. This alignment can be easily performed by aligning the end portion of the lead frame 15 with the side surface 17ga of the step portion 17g of the lower mold 17b.

なお、リードフレーム配置工程と前記したフィルム配置工程は、工程順序を入れ替えて行うことも可能であるが、この時点では、ワイヤ５（図２５参照）が露出した状態であるため、フィルム１８を配置する際にワイヤ５と接触するリスクを回避する観点からは、リードフレーム配置工程をフィルム配置工程の後で行うことが好ましい。   Note that the lead frame placement step and the film placement step described above can be performed by changing the order of the steps, but at this point, since the wire 5 (see FIG. 25) is exposed, the film 18 is placed. From the standpoint of avoiding the risk of contact with the wire 5 when doing this, it is preferable to perform the lead frame placement step after the film placement step.

次に、図２９および図３０に示すように上型１７ａおよび下型１７ｂをクランプ（狭持）し、基材４の一部をフィルム１８に食い込ませる（クランプ工程）。図２９は図２８に示す上型と下型をクランプした状態を示す要部拡大断面図、図３０は図２９に示すＤ部をさらに拡大した要部拡大断面図である。また、図３１はクランプ工程において、フィルム−保護シート間距離と、上型と下型が近づく速度の関係を示す説明図である。なお、図３１において縦軸は上型と下型が近づく速度を示し、縦軸に沿って上側程速度が速い。また、横軸はフィルムと基材の間の距離と示し、横軸に沿って左側程距離が長い。また横軸が０となる地点（縦軸との交点）でフィルムと保護シートが当接する。   Next, as shown in FIGS. 29 and 30, the upper mold 17a and the lower mold 17b are clamped (clamped), and a part of the base material 4 is bitten into the film 18 (clamping process). 29 is an enlarged cross-sectional view of a main part showing a state in which the upper mold and the lower mold shown in FIG. 28 are clamped, and FIG. FIG. 31 is an explanatory diagram showing the relationship between the distance between the film and the protective sheet and the speed at which the upper mold and the lower mold approach in the clamping process. In FIG. 31, the vertical axis indicates the speed at which the upper mold and the lower mold approach, and the speed is higher toward the upper side along the vertical axis. The horizontal axis represents the distance between the film and the substrate, and the distance to the left is longer along the horizontal axis. In addition, the film and the protective sheet come into contact at a point where the horizontal axis is 0 (intersection with the vertical axis).

本工程では、上型１７ａと下型１７ｂとの距離を近づけて、上型１７ａ、下型１７ｂを挟み込む。ここで、フィルム１８は、基材４よりも柔らかい（硬度が低い）、例えばポリイミドなどの樹脂材料で構成される。また、基材４の主面４ａ上に貼り付けられている保護シート１２は、例えば基材４との当接面である下面１２ｂに粘着層を有する樹脂フィルムであって、例えば、ポリイミドなどで構成されている。したがって、保護シート１２も基材４よりも柔らかい（硬度が低い）。このため、フィルム１８の下面１８ｂと保護シート１２の上面１２ａとを当接させた後、さらに上型１７ａと下型１７ｂとの距離を近づけると、フィルム１８の下面１８ｂ側、および保護シート１２は、図３０に示すように変形し、保護シート１２の全体、および基材４の一部がフィルム１８に食い込むこととなる。   In this step, the upper die 17a and the lower die 17b are sandwiched by reducing the distance between the upper die 17a and the lower die 17b. Here, the film 18 is made of a resin material such as polyimide, which is softer (lower in hardness) than the base material 4. Moreover, the protective sheet 12 affixed on the main surface 4a of the base material 4 is a resin film having an adhesive layer on the lower surface 12b that is a contact surface with the base material 4, for example, polyimide, etc. It is configured. Therefore, the protective sheet 12 is also softer than the base material 4 (the hardness is low). Therefore, after bringing the lower surface 18b of the film 18 and the upper surface 12a of the protective sheet 12 into contact with each other, when the distance between the upper mold 17a and the lower mold 17b is further reduced, the lower surface 18b side of the film 18 and the protective sheet 12 are As shown in FIG. 30, the entire protective sheet 12 and a part of the base material 4 bite into the film 18.

ところで、フィルム１８の下面１８ｂと保護シート１２の上面１２ａとを単に当接させたのみの状態では、フィルム１８と保護シート１２とを完全に密着させることが難しく、特に、基材４の外縁部において、僅かな隙間が生じやすい。この僅かに隙間が生じた状態で後述する一括封止体形成工程を実施すると、該隙間から封止用の樹脂が保護シート１２の上面１２ａ上に流入し、樹脂バリが形成されてしまう。   By the way, in the state where the lower surface 18b of the film 18 and the upper surface 12a of the protective sheet 12 are simply brought into contact with each other, it is difficult to completely adhere the film 18 and the protective sheet 12, and in particular, the outer edge portion of the substrate 4 In this case, a slight gap is likely to occur. If the collective sealing body formation process mentioned later is implemented in the state where this clearance gap has arisen, resin for sealing will flow in on the upper surface 12a of the protection sheet 12 from this clearance gap, and a resin burr | flash will be formed.

この樹脂バリが形成されると、保護シート１２を剥離する際にＱＦＮ１０（図３参照）の受光部３ｄ（図３参照）上に落下してしまう。つまり、保護シート１２で覆うことにより、製造工程中は受光部３ｄを保護することはできるが、保護シート１２上に樹脂バリが形成されると、結局光センサ半導体装置であるＱＦＮ１０の信頼性を低下させる要因となる。したがって、例えば、ＱＦＮ１０を実装基板に実装した後で保護シート１２を剥離する場合、実装基板上で樹脂バリを除去する必要がある。また、主面４ａに付着した樹脂バリが微細であって、付着していることを見落とした場合、ＱＦＮ１０の信頼性が低下する原因となる。特に、光ピックアップ装置のように特定の波長域の光をレーザ光として、集束させて用いる光センサにおいては、レーザ光が遮光あるいは散乱されると、重大な信頼性低下を引き起こす原因となる。   If this resin burr | flash is formed, when peeling the protection sheet 12, it will fall on the light-receiving part 3d (refer FIG. 3) of QFN10 (refer FIG. 3). That is, by covering with the protective sheet 12, the light receiving portion 3d can be protected during the manufacturing process. However, if a resin burr is formed on the protective sheet 12, the reliability of the QFN 10 that is the optical sensor semiconductor device is eventually increased. It becomes a factor to reduce. Therefore, for example, when the protective sheet 12 is peeled after the QFN 10 is mounted on the mounting substrate, it is necessary to remove the resin burr on the mounting substrate. In addition, if the resin burr that adheres to the main surface 4a is fine and overlooks that it adheres, the reliability of the QFN 10 decreases. In particular, in an optical sensor that focuses and uses light in a specific wavelength region as laser light as in an optical pickup device, if the laser light is shielded or scattered, it causes a serious decrease in reliability.

そこで、本実施の形態では、本工程において、フィルム１８が、基材４の一部に食い込む程度まで押し込むことにより、フィルム１８と保護シート１２との密着性を向上させている。また、本実施の形態では、上型１７ａと下型１７ｂとの距離を近づける際のクランプ力を利用して食い込ませるので、基材４の主面４ａの外縁部に特に強いクランプ力が作用する。この結果、基材４の主面４ａの外縁部では、フィルム１８と保護シート１２とが完全に密着する。さらに、同様の効果により、保護シート１２と基材４の主面４ａも完全に密着する。したがって、後述する一括封止体形成工程において、封止用の樹脂が保護シート１２の上面１２ａ側に流入することを確実に防止することができるので樹脂バリの発生を防止することができる。つまり、ＱＦＮ１０（図３参照）の信頼性を向上させることができる。   Therefore, in the present embodiment, in this step, the film 18 is pushed into a part of the base material 4 so that the adhesion between the film 18 and the protective sheet 12 is improved. Further, in the present embodiment, the clamping force when the distance between the upper die 17a and the lower die 17b is made closer is used to cause biting, so that a particularly strong clamping force acts on the outer edge portion of the main surface 4a of the substrate 4. . As a result, at the outer edge portion of the main surface 4a of the substrate 4, the film 18 and the protective sheet 12 are completely adhered. Furthermore, the protective sheet 12 and the main surface 4a of the substrate 4 are also completely adhered by the same effect. Accordingly, in the collective sealing body forming step to be described later, it is possible to reliably prevent the sealing resin from flowing into the upper surface 12a side of the protective sheet 12, and thus it is possible to prevent the occurrence of resin burrs. That is, the reliability of the QFN 10 (see FIG. 3) can be improved.

また、本工程において、保護シート１２のみをフィルム１８に食い込ませた場合に得られる半導体装置について説明すると、基材４の側面４ｃが封止体６から全く露出せず、保護シート１２の側面のみが露出した状態となる。このような構造において、保護シート１２の側面に樹脂バリが形成された場合には、保護シート１２を剥離する際に、該樹脂バリが脱落して、基材４の主面４ａ上に付着する懸念がある。これを防止するためには、基材４の第２側面の一部も封止体６から露出させることが好ましい。   Further, in this step, a semiconductor device obtained when only the protective sheet 12 is bitten into the film 18 will be described. The side surface 4c of the base material 4 is not exposed at all from the sealing body 6, and only the side surface of the protective sheet 12 is obtained. Will be exposed. In such a structure, when a resin burr is formed on the side surface of the protective sheet 12, the resin burr drops off and adheres to the main surface 4 a of the substrate 4 when the protective sheet 12 is peeled off. There are concerns. In order to prevent this, it is preferable that a part of the second side surface of the substrate 4 is also exposed from the sealing body 6.

本実施の形態では、フィルム１８を基材４の一部まで食い込ませることにより、保護シート１２の下面１２ｂと基材４の主面４ａも密着させることができるので、この間への樹脂の侵入を防止することができる。すなわち、樹脂バリの発生を防止することができる。   In the present embodiment, the lower surface 12b of the protective sheet 12 and the main surface 4a of the base material 4 can be brought into close contact with each other by causing the film 18 to penetrate into a part of the base material 4. Can be prevented. That is, the generation of resin burrs can be prevented.

ところで、本工程では、樹脂バリの発生防止を目的として基材４の一部をフィルム１８に食い込ませるので、保護シート１２の外縁部がフィルム１８と確実に密着していれば、食い込む程度は例えば数μｍ〜数十μｍ程度と小さくても良い。したがって、フィルム１８の厚さは、基材４を食い込ませることができるように、例えば５０μｍ〜１００μｍ程度の厚さを有している。   By the way, in this process, since a part of the base material 4 is bitten into the film 18 for the purpose of preventing the occurrence of resin burrs, if the outer edge of the protective sheet 12 is in close contact with the film 18, the degree of biting is, for example, It may be as small as several μm to several tens of μm. Therefore, the thickness of the film 18 has a thickness of, for example, about 50 μm to 100 μm so that the base material 4 can be bitten.

また、基材４の一部もフィルム１８に食い込ませるためには、保護シート１２には、硬さがフィルム１８の硬さよりも硬い（すなわち、硬度が高い）ものを用いることが特に好ましい。保護シート１２をフィルム１８よりも硬くすることで、クランプ工程において、フィルム１８が保護シート１２から受ける圧力により変形し、基材４の側面４ｃ側に回り込むので基材４の一部もフィルム１８に食い込ませることができる。   Further, in order to cause part of the substrate 4 to bite into the film 18, it is particularly preferable to use a protective sheet 12 having a hardness that is harder (that is, higher) than the hardness of the film 18. By making the protective sheet 12 harder than the film 18, in the clamping process, the film 18 is deformed by the pressure received from the protective sheet 12, and wraps around the side surface 4 c side of the base material 4. Can be bitten.

また、保護シート１２の硬度を高くすることにより、保護シート１２の強度を向上させることができる。また、保護シート１２を剥離する際に、容易に剥離することができる。また、図２５に示すように、基材４の側面４ｃの一部を封止体６から露出させると、保護シート１２は封止体６から完全に露出した状態となる。つまり、保護シート１２の下面１２ｂ側の端部が封止体６から露出することとなるので、容易に剥離することができる。   Moreover, the intensity | strength of the protection sheet 12 can be improved by making the hardness of the protection sheet 12 high. Moreover, when peeling the protective sheet 12, it can peel easily. As shown in FIG. 25, when a part of the side surface 4 c of the substrate 4 is exposed from the sealing body 6, the protective sheet 12 is completely exposed from the sealing body 6. That is, since the edge part by the side of the lower surface 12b of the protection sheet 12 will be exposed from the sealing body 6, it can peel easily.

また、保護シート１２が基材４の全面を覆っていない場合、基材４の主面４ａ上において、保護シート１２が配置された領域と配置されていない領域とで段差が生じることとなる。この段差が生じると、本工程において、フィルム１８を食い込ませる際に、皺を発生させる原因となりうる。したがって、保護シート１２は基材４の主面４ａの全面を覆っていることが好ましい。この観点から保護シート１２の下面２ｂの外形寸法は、基材４の主面４ａの外形寸法と同じ、あるいはそれ以上とすることが好ましい。下面１２ｂの外形寸法を主面４ａの外形寸法以上とすることで、主面４ａの全面を保護シート１２で覆うことができる。   Further, when the protective sheet 12 does not cover the entire surface of the substrate 4, a step is generated between the region where the protective sheet 12 is disposed and the region where the protective sheet 12 is not disposed on the main surface 4 a of the substrate 4. When this level | step difference arises, when making the film 18 bite in this process, it may become a cause which produces a wrinkle. Therefore, it is preferable that the protective sheet 12 covers the entire main surface 4 a of the base material 4. From this viewpoint, the outer dimension of the lower surface 2b of the protective sheet 12 is preferably the same as or larger than the outer dimension of the main surface 4a of the substrate 4. By setting the outer dimension of the lower surface 12b to be equal to or larger than the outer dimension of the main surface 4a, the entire main surface 4a can be covered with the protective sheet 12.

ここで、外形寸法が同じ、とは、クランプ工程において、上記した皺の発生原因となる段差が生じない程度の同一寸法を有していれば良く、加工精度などの制約から、僅かに異なる寸法となるものまでを排除するものではない。   Here, the external dimensions are the same, as long as they have the same dimensions that do not cause the above-described step that causes wrinkles in the clamping process, and are slightly different dimensions due to limitations such as processing accuracy. It doesn't exclude anything that becomes.

ただし、基材４の外形寸法よりも大きい外形寸法を有する保護シート１２の端部が、例えばワイヤ５が配置される領域の上方に配置される場合、クランプ工程において保護シート１２の端部が下方に曲がると、ワイヤ５と接触してしまう懸念がある。この状態で一括封止体形成工程を行うと、ワイヤ５が露出する懸念がある。したがって、保護シート１２は、下面１２ｂの外形寸法を主面４ａの外形寸法と同じとすることが特に好ましい。   However, when the end portion of the protective sheet 12 having an outer dimension larger than the outer dimension of the base material 4 is disposed, for example, above the region where the wire 5 is disposed, the end portion of the protective sheet 12 is positioned below in the clamping process. There is a concern that the wire 5 may come into contact with the wire 5 when it is bent. When the collective sealing body forming step is performed in this state, there is a concern that the wire 5 is exposed. Therefore, it is particularly preferable that the protective sheet 12 has the same outer dimension of the lower surface 12b as that of the main surface 4a.

また、フィルム１８と保護シート１２との厚さの比較においては、フィルム１８を確実に基材４まで食い込ませる観点からフィルム１８は保護シート１２よりも厚くすることが好ましい。   Moreover, in the comparison of the thickness of the film 18 and the protective sheet 12, it is preferable that the film 18 is thicker than the protective sheet 12 from the viewpoint of reliably biting the film 18 into the substrate 4.

また、タブ１上に搭載された各部材（第１接着材９、半導体チップ３、第２接着材１１、基材４）よりもフィルム１８は柔らかく（硬度が低く）、変形し易い部材とすることが好ましい。クランプ力を印加した際にフィルム１８を優先的に変形させることにより、保護シート１２の外縁部をフィルム１８と確実に密着させるためである。   In addition, the film 18 is softer (has a lower hardness) than each member (the first adhesive 9, the semiconductor chip 3, the second adhesive 11, and the base 4) mounted on the tab 1, and is a member that is easily deformed. It is preferable. This is because the outer edge of the protective sheet 12 is brought into close contact with the film 18 by preferentially deforming the film 18 when the clamping force is applied.

例えば、本実施の形態において、タブ１上に搭載された各部材のうち、最も柔らかい保護シート１２の次に柔らかい部材は第２接着材１１であるが、フィルム１８は第２接着材１１よりも柔らかい部材を用いることが好ましい。   For example, in the present embodiment, among the members mounted on the tab 1, the softest member next to the softest protective sheet 12 is the second adhesive 11, but the film 18 is more than the second adhesive 11. It is preferable to use a soft member.

また、本工程では、基材４の一部をフィルム１８に食い込ませるため、フィルム１８の下面１８ｂと保護シート１２の上面１２ａとを当接させた後、さらに上型１７ａと下型１７ｂとの距離を近づける。このため、基材４には、単に当接させるのみの場合と比較してより強い荷重が印加される。ところが、基材４は前記の通り、開口部４ｄを有しているので、急激に強い荷重を印加すると破損する懸念がある。   Further, in this step, in order to cause a part of the base material 4 to bite into the film 18, after the lower surface 18b of the film 18 and the upper surface 12a of the protective sheet 12 are brought into contact with each other, the upper mold 17a and the lower mold 17b are further contacted. Reduce the distance. For this reason, a stronger load is applied to the base material 4 as compared with a case where the base material 4 is simply brought into contact with the base material 4. However, since the base material 4 has the opening 4d as described above, there is a concern that the base material 4 may be damaged if a strong load is applied suddenly.

そこで、本実施の形態では、クランプ動作を以下の二段階構成とすることが好ましい。クランプを開始してからフィルム１８の下面１８ｂと保護シート１２の上面１２ａとを当接させるまでは、第１速度１９ａ（図３１参照）で上型１７ａと下型１７ｂの距離を近づける。また、下面１８ｂと上面１２ａとが当接した後は、第１速度１９ａよりも遅い第２速度１９ｂ（図３１参照）で上型１７ａと下型１７ｂの距離を近づける。   Therefore, in the present embodiment, it is preferable that the clamping operation has the following two-stage configuration. The distance between the upper die 17a and the lower die 17b is reduced at the first speed 19a (see FIG. 31) from when the clamping is started until the lower surface 18b of the film 18 and the upper surface 12a of the protective sheet 12 are brought into contact with each other. Moreover, after the lower surface 18b and the upper surface 12a contact | abut, the distance of the upper mold | type 17a and the lower mold | type 17b is brought close at the 2nd speed 19b (refer FIG. 31) slower than the 1st speed 19a.

言い換えれば、本実施の形態ではクランプ工程を以下の２段階に分けている。すなわち、上型１７ａと下型１７ｂの距離を、第１速度１９ａで近づけて、フィルム１８の下面１８ｂと保護シート１２の上面１２ａとを当接させる工程と、第１速度１９ａよりも遅い第２速度１９ｂで上型１７ａと下型１７ｂの距離をさらに近づけて（当接させる工程よりも高い荷重を基材４に加えて）基材４の一部をフィルム１８に食い込ませる工程である。   In other words, in the present embodiment, the clamping process is divided into the following two stages. That is, the step of bringing the upper mold 17a and the lower mold 17b closer to each other at the first speed 19a to bring the lower surface 18b of the film 18 into contact with the upper surface 12a of the protective sheet 12 and the second speed slower than the first speed 19a. In this step, the distance between the upper die 17a and the lower die 17b is made closer at a speed 19b (a higher load is applied to the substrate 4 than in the contact step), and a part of the substrate 4 is bitten into the film 18.

このように下面１８ｂと上面１２ａとが当接するタイミングの前後で上型１７ａと下型１７ｂを近づける速度を変化させることにより、処理速度の低下を抑制しつつ、かつ、クランプ時の基材４の損傷を防止することができる。   In this way, by changing the speed at which the upper die 17a and the lower die 17b are brought close to each other before and after the timing at which the lower surface 18b and the upper surface 12a come into contact with each other, the lowering of the processing speed is suppressed and the base material 4 is clamped. Damage can be prevented.

また、基材４を食い込ませる際に、第１速度１９ａから第２速度１９ｂに急激に変化すると、フィルム１８に皺が発生する場合がある。フィルム１８に皺が発生すると、封止樹脂の形状不良の原因となる。そこで、本実施の形態では、第２速度１９ｂを、上型１７ａと下型１７ｂの距離が近づくにつれて遅くするようにした。これにより、フィルム１８における皺の発生を防止ないしは抑制することができる。   Further, when the base material 4 is bitten, if the abrupt change is made from the first speed 19a to the second speed 19b, wrinkles may occur in the film 18. If wrinkles occur in the film 18, it causes a defective shape of the sealing resin. Therefore, in the present embodiment, the second speed 19b is made slower as the distance between the upper mold 17a and the lower mold 17b approaches. Thereby, generation | occurrence | production of the wrinkle in the film 18 can be prevented thru | or suppressed.

また、本実施の形態では図３に示すようにタブ１の下面１ｂが封止体６の下面６ｂ側から露出するように封止されている。したがって、本工程においては、上型１７ａと下型１７ｂの間にタブ１、第１接着材９、半導体チップ３、第２接着材１１、基材４、フィルム１８の各部材がそれぞれ重なって配置されている。このようにクランプ工程において、上型１７ａと下型１７ｂの間に各部材を重ねて配置することにより、各部材が固定されるので、クランプ時に、基材４の主面４ａにおいてクランプ力が均等に伝わり易くなる。つまり、各構成部材のうち、最も柔らかく、変形し易い部材であるフィルム１８が保護シート１２、あるいは基材４との接触界面で変形して、基材４の側面４ｃの一部（第２主面側の一部）がフィルム１８に食い込むこととなる。   In the present embodiment, as shown in FIG. 3, the lower surface 1 b of the tab 1 is sealed so as to be exposed from the lower surface 6 b side of the sealing body 6. Accordingly, in this step, the members of the tab 1, the first adhesive 9, the semiconductor chip 3, the second adhesive 11, the base material 4, and the film 18 overlap each other between the upper mold 17a and the lower mold 17b. Has been. In this way, in the clamping step, each member is fixed by placing each member between the upper die 17a and the lower die 17b, so that the clamping force is evenly applied to the main surface 4a of the base 4 during clamping. It becomes easy to be transmitted to. That is, among the constituent members, the film 18 which is the softest and most easily deformable member is deformed at the contact interface with the protective sheet 12 or the base material 4, and a part of the side surface 4c of the base material 4 (second main part). Part of the surface side) bites into the film 18.

また、クランプ時の安定性という観点からは、下段に配置される部材の上面側の平面積を上段に配置される部材の下面側の平面積以上とすることが好ましい。本実施の形態では図３０に示すように保護シート１２、基材４および第２接着材１１の平面積が最も小さく、以下半導体チップ３、第１接着材９、タブ１の順で平面積が大きくなっている。したがって、各部材は、下段に配置される部材を土台として、安定的に支持されるのでクランプ時には基材４の主面４ａの面内におけるフィルム１８に食い込む力を略均等に分散させることができる。   Further, from the viewpoint of stability at the time of clamping, it is preferable that the plane area on the upper surface side of the member arranged in the lower stage is equal to or larger than the plane area on the lower surface side of the member arranged in the upper stage. In the present embodiment, as shown in FIG. 30, the planar area of the protective sheet 12, the base material 4 and the second adhesive material 11 is the smallest. It is getting bigger. Therefore, since each member is stably supported using the member disposed in the lower stage as a base, the force of biting into the film 18 in the plane of the main surface 4a of the base material 4 can be distributed substantially evenly during clamping. .

また、同じくクランプ時の安定性の観点から、タブ１、第１接着材９、半導体チップ３、第２接着材１１、および基材４の中心が、それぞれ厚さ方向に重なる位置に配置された状態で基材４の一部をフィルム１８に食い込ませることが特に好ましい。このように配置すれば、クランプ力を均等に伝えることができるので、安定的に食い込ませることができる。また、クランプ力を均等に伝えることにより、フィルム１８の変形に伴って発生する皺を抑制することができる。   Similarly, from the viewpoint of stability during clamping, the centers of the tab 1, the first adhesive 9, the semiconductor chip 3, the second adhesive 11, and the substrate 4 are arranged at positions that overlap each other in the thickness direction. It is particularly preferable that a part of the substrate 4 is bitten into the film 18 in a state. If it arrange | positions in this way, since a clamping force can be transmitted equally, it can be made to bite stably. Moreover, wrinkles that occur with the deformation of the film 18 can be suppressed by transmitting the clamping force evenly.

また、本実施の形態では、複数の基材４を一度にフィルム１８に食い込ませるので、各基材４における食い込み力を均等にすることが好ましい。特定の基材４に力が集中して、食い込み過剰あるいは食い込み不足が発生することを防止するためである。この点、本実施の形態では、前記基材搭載工程で説明したように複数の基材４の主面４ａに加わる圧力を均一化することができるので、食い込み過剰あるいは食い込み不足を防止することができる。   Moreover, in this Embodiment, since the some base material 4 bites into the film 18 at once, it is preferable to make the biting force in each base material 4 equal. This is to prevent excessive encroachment or insufficient encroachment due to the concentration of force on the specific substrate 4. In this respect, in the present embodiment, as described in the base material mounting step, the pressure applied to the main surfaces 4a of the plurality of base materials 4 can be made uniform, so that excessive biting or insufficient biting can be prevented. it can.

次に、図２９、図３２および図３３に示すようにフィルム１８および下型１７ｂとの間に封止用の樹脂１６ａを供給し、一括封止体１６を形成する（一括封止体形成工程）。図３２は図２９に示すフィルムおよび下型との間に封止用の樹脂を供給し、一括封止体を形成した状態を示す要部拡大断面図、図３３は図３２に示すＤ部をさらに拡大した要部拡大断面図である。   Next, as shown in FIGS. 29, 32, and 33, a sealing resin 16a is supplied between the film 18 and the lower mold 17b to form the collective sealing body 16 (collective sealing body forming step). ). 32 is an enlarged cross-sectional view of a main part showing a state in which a sealing resin is supplied between the film and the lower mold shown in FIG. 29 and a collective sealing body is formed, and FIG. 33 shows a D part shown in FIG. It is the principal part expanded sectional view which expanded further.

本工程では、図２９に示す封止用の樹脂１６ａをキャビティ１７ｄ内に供給し、これを熱硬化させて一括封止体１６とする。封止用の樹脂１６ａは、図２９に示すようにタブレット状に形成されたものを、予め加熱することにより、粘度を低下させてポット部１７ｈに投入しておく。また、成形金型１７をあらかじめ加熱しておくことにより樹脂１６ａはポット部１７ｈ内でさらに粘度が低下する。次に、プランジャ１７ｊにより樹脂１６ａを押し出して、図３２に示すようにゲート部１７ｅを介してキャビティ１７ｄ内に供給（注入）する。   In this step, the sealing resin 16a shown in FIG. 29 is supplied into the cavity 17d, and this is thermally cured to form the batch sealing body 16. The resin 16a for sealing is formed in a tablet shape as shown in FIG. 29, and is heated in advance to reduce the viscosity and put into the pot portion 17h. In addition, by heating the molding die 17 in advance, the viscosity of the resin 16a further decreases in the pot portion 17h. Next, the resin 16a is pushed out by the plunger 17j and supplied (injected) into the cavity 17d through the gate portion 17e as shown in FIG.

注入された樹脂１６ａは、キャビティ１７ｄ内の隙間を順次埋めながら充填される。ここで、半導体チップ３の受光部３ｄは、周囲を基材４に囲まれ、基材４は、第２接着材１１を介して半導体チップ３の主面３ａ上にしっかりと固着されている。したがって、本工程において、受光部３ｄは、基材４、および基材４の主面４ａを覆う保護シート１２に囲まれているので、封止用の樹脂１６ａが受光部３ｄ上へ流入することを防止することができる。   The injected resin 16a is filled while sequentially filling the gap in the cavity 17d. Here, the light receiving portion 3 d of the semiconductor chip 3 is surrounded by the base material 4, and the base material 4 is firmly fixed on the main surface 3 a of the semiconductor chip 3 via the second adhesive 11. Therefore, in this step, since the light receiving part 3d is surrounded by the base material 4 and the protective sheet 12 covering the main surface 4a of the base material 4, the sealing resin 16a flows into the light receiving part 3d. Can be prevented.

また、本実施の形態では図３３に示すように、基材４の一部がフィルム１８に食い込んだ状態で樹脂１６ａを注入するので、主面４ａ側に樹脂１６ａが流入する隙間は形成されていない。したがって、主面４ａ上への樹脂１６ａの流入を防止することができる。   Further, in the present embodiment, as shown in FIG. 33, the resin 16a is injected in a state in which a part of the base material 4 bites into the film 18, so that a gap through which the resin 16a flows is formed on the main surface 4a side. Absent. Therefore, the inflow of the resin 16a onto the main surface 4a can be prevented.

また、図３３において、タブ１の下面１ｂは、下型１７ｂの下型面１７ｆと接触している。したがって、タブ１の下面１ｂが一括封止体１６の下面側から露出するように封止される。   In FIG. 33, the lower surface 1b of the tab 1 is in contact with the lower mold surface 17f of the lower mold 17b. Therefore, the tab 1 is sealed so that the lower surface 1 b of the tab 1 is exposed from the lower surface side of the collective sealing body 16.

なお、成形金型１７は、ゲート部１７ｅの反対側に図示しないエアベント部を有しているので、たとえ供給された樹脂１６ａに空気（気泡）が巻き込まれていたとしても、この空気（気泡）はキャビティ１７ｄ内に残留することなく、エアベント部を介して外部に抜けるため、形成される一括封止体１６にボイドの問題が発生することはない。   Since the molding die 17 has an air vent portion (not shown) on the opposite side of the gate portion 17e, even if air (bubbles) is caught in the supplied resin 16a, this air (bubble) Does not remain in the cavity 17d and is removed to the outside through the air vent portion, so that a void problem does not occur in the batch sealing body 16 to be formed.

樹脂１６ａが充填された状態で、成形金型１７を介して樹脂１６ａを加熱した状態で保持すると、樹脂１６ａが硬化して一括封止体１６が形成される。   When the resin 16a is held in a state of being heated through the molding die 17 in a state where the resin 16a is filled, the resin 16a is cured and the collective sealing body 16 is formed.

次に、図３２に示す上型１７ａおよび下型１７ｂを型開きし、一括封止体１６が形成されたリードフレーム１５を成形金型１７から取り出して図２４および図２５に示すリードフレーム１５が得られる（型開き工程）。   Next, the upper mold 17a and the lower mold 17b shown in FIG. 32 are opened, the lead frame 15 on which the collective sealing body 16 is formed is taken out from the molding die 17, and the lead frame 15 shown in FIG. 24 and FIG. Obtained (mold opening process).

本工程では、上型１７ａと下型１７ｂの距離を離して型開きを行うが、このとき、上型面１７ｃとフィルム１８との接触界面における貼着強度がフィルム１８と一括封止体１６との接触界面における貼着強度よりも低い場合には、フィルム１８は、上型面１７ｃから離れ、一括封止体１６の上面側に貼り付いて残ることとなる。   In this step, the upper mold 17a and the lower mold 17b are separated from each other to open the mold. At this time, the adhesive strength at the contact interface between the upper mold surface 17c and the film 18 is such that the film 18 and the batch sealing body 16 When it is lower than the adhesion strength at the contact interface, the film 18 is separated from the upper mold surface 17c and remains adhered to the upper surface side of the collective sealing body 16.

この場合、フィルム１８を一括封止体１６の上面から剥離して図２４および図２５に示すリードフレーム１５を得ることになる。ここで、フィルム１８と上型面１７ｃとの間に樹脂１６ａが流入していた場合、フィルム１８の上面１８ａ側も硬化した樹脂が残留する。このようにフィルム１８の上面１８ａ側に硬化した樹脂が残留している場合、フィルム１８を剥離する工程で、硬化した樹脂が保護シート１２の上面１２ａ上に異物として落下する懸念がある。上面１２ａ上に異物が付着していると、保護シート１２を剥離する際に受光部３ｄ上に落下する懸念があるため、これを除去する工程が必要となる。   In this case, the film 18 is peeled off from the upper surface of the batch sealing body 16 to obtain the lead frame 15 shown in FIGS. Here, when the resin 16a flows between the film 18 and the upper mold surface 17c, the cured resin also remains on the upper surface 18a side of the film 18. When the cured resin remains on the upper surface 18a side of the film 18 as described above, there is a concern that the cured resin may fall as foreign matter on the upper surface 12a of the protective sheet 12 in the step of peeling the film 18. If there is a foreign substance on the upper surface 12a, there is a concern that the protective sheet 12 may fall on the light receiving portion 3d when the protective sheet 12 is peeled off, and thus a step of removing it is necessary.

本実施の形態では、フィルム１８を成形金型内に配置する前記フィルム配置工程で説明したように、フィルム１８は、上型１７ａの上型面１７ｃを覆うように配置するので、フィルム１８の上面１８ａ側への樹脂１６ａの流入を防止することができるので、異物の発生自体を防止することができる。このため、異物を除去する工程が不要となるので、製造効率を向上させることができる。   In the present embodiment, as described in the film disposing step of disposing the film 18 in the molding die, the film 18 is disposed so as to cover the upper mold surface 17c of the upper mold 17a. Since the inflow of the resin 16a to the 18a side can be prevented, the generation of foreign matter itself can be prevented. For this reason, since the process of removing a foreign material becomes unnecessary, manufacturing efficiency can be improved.

次に、図３４に示すように一括封止体１６から露出した複数のリード２のそれぞれの下面２ｂに外装めっき層（金属層）７を形成する（外装めっき形成工程）。図３４は、図２５に示す一括封止体から露出した複数のリードおよびタブの下面に外装めっき層を形成した状態を示す拡大断面図である。   Next, as shown in FIG. 34, an exterior plating layer (metal layer) 7 is formed on each lower surface 2b of the plurality of leads 2 exposed from the collective sealing body 16 (outer plating formation process). FIG. 34 is an enlarged cross-sectional view showing a state in which an exterior plating layer is formed on the lower surfaces of the leads and tabs exposed from the collective sealing body shown in FIG.

本工程では、例えば、図２５に示す一括封止体１６が形成されたリードフレーム１５を図示しないめっき槽に投入し、リードフレーム１５をめっき液に浸した状態で、電気めっきを施すことによりリード２の下面２ｂ側にめっき層を成長させることにより外装めっき層７を形成する。ここで、本実施の形態では、タブ１の下面１ｂも、リード２の下面２ｂと同様に一括封止体の下面６ｂ側から露出しているので、タブ１の下面１ｂにも外装めっき層７が形成される。   In this step, for example, the lead frame 15 on which the collective sealing body 16 shown in FIG. 25 is formed is put in a plating tank (not shown), and the lead frame 15 is immersed in a plating solution and subjected to electroplating. The outer plating layer 7 is formed by growing a plating layer on the lower surface 2b side of the plate 2. Here, in the present embodiment, the lower surface 1b of the tab 1 is also exposed from the lower surface 6b side of the collective sealing body in the same manner as the lower surface 2b of the lead 2, so that the exterior plating layer 7 is also applied to the lower surface 1b of the tab 1. Is formed.

次に、図３５および図３６に示すように複数の吊りリードおよび複数のリード２のそれぞれと枠体１５ｂとの間をそれぞれ切断する（個片化工程）。図３５は図３４に示すリードフレームを個々の半導体装置として切断する切断ラインを示す拡大平面図、図３６は図３５に示すＣ−Ｃ線に沿った拡大断面図である。また、図３７は切断後の半導体装置を示す断面図である。   Next, as shown in FIG. 35 and FIG. 36, each of the plurality of suspension leads and the plurality of leads 2 and the frame body 15b are respectively cut (divided into individual pieces). 35 is an enlarged plan view showing a cutting line for cutting the lead frame shown in FIG. 34 as an individual semiconductor device, and FIG. 36 is an enlarged sectional view taken along the line CC shown in FIG. FIG. 37 is a cross-sectional view showing the semiconductor device after cutting.

本工程は、例えば図３６に示すように、一括封止体１６の上面６ａ側を上方に向けた状態、言い換えると、一括封止体１６の下面６ｂ側をダイシングテープ２２で固定した状態で行われ、一括封止体１６の上面６ａ側からダイシングブレード２１を走らせて、分割する。このとき、一括封止体１６だけでなく、ダイシングテープ２２の一部までダイシングブレード２１を到達させることで、リードフレーム１５および一括封止体１６を完全に分割することができる。ダイシングブレード２１は、図３５に示すダイシングライン（切断ライン）２０に沿ってリードフレーム１５および一括封止体１６を切断しながら移動させる。   For example, as shown in FIG. 36, this step is performed with the upper surface 6 a side of the collective sealing body 16 facing upward, in other words, with the lower surface 6 b side of the collective sealing body 16 fixed by the dicing tape 22. The dicing blade 21 is run from the upper surface 6a side of the collective sealing body 16 and divided. At this time, the lead frame 15 and the batch sealing body 16 can be completely divided by causing the dicing blade 21 to reach not only the batch sealing body 16 but also a part of the dicing tape 22. The dicing blade 21 is moved along the dicing line (cutting line) 20 shown in FIG. 35 while cutting the lead frame 15 and the collective sealing body 16.

本工程が完了すると、図３７に示すＱＦＮ１０が得られる。最後に、個片化されたＱＦＮ１０の外観を検査し、外装めっき層７の剥離や、封止体６とタブ１、リード２、あるいは基材４との間に隙間やクラックが生じていないことを確認し、半導体装置の製造が完了する。なお、ＱＦＮ１０を光センサとして使用する際には、保護シート１２を剥離する工程が必要であるが、保護シート１２は、ＱＦＮ１０が使用されるまでに取り除けば良い。したがって、例えば、ＱＦＮ１０を別の場所で図示しない実装基板に実装する場合には、図３７に示すように基材４の開口部４ｄが保護シート１２で覆われた状態で搬送し、実装基板に実装した後で保護シート１２を取り除くことが好ましい。受光部３ｄを搬送中の汚染（異物落下等）から保護するためである。   When this step is completed, the QFN 10 shown in FIG. 37 is obtained. Finally, the appearance of the individualized QFN 10 is inspected, and the outer plating layer 7 is not peeled off, and there is no gap or crack between the sealing body 6 and the tab 1, the lead 2, or the base material 4. And the manufacture of the semiconductor device is completed. In addition, when using QFN10 as an optical sensor, the process of peeling the protection sheet 12 is required, However, The protection sheet 12 should just be removed before QFN10 is used. Therefore, for example, when the QFN 10 is mounted on a mounting board (not shown) at another location, the QFN 10 is transported with the opening 4d of the base material 4 covered with the protective sheet 12 as shown in FIG. It is preferable to remove the protective sheet 12 after mounting. This is to protect the light receiving unit 3d from contamination during transportation (foreign material dropping or the like).

＜変形例＞
次に本実施の形態の変形例について説明する。 <Modification>
Next, a modification of the present embodiment will be described.

図３８は本実施の形態の第１の変形例である半導体装置の断面図である。図３８に示すＱＦＮ２３と図３に示すＱＦＮ１０との相違点は、タブ１の大きさである。ＱＦＮ２３が有するタブ１は、図３に示すタブ１よりも上面１ａの面積が小さく、上面１ａ上に搭載される半導体チップ３の裏面３ｂの面積よりも小さい。   FIG. 38 is a cross-sectional view of a semiconductor device which is a first modification of the present embodiment. The difference between the QFN 23 shown in FIG. 38 and the QFN 10 shown in FIG. 3 is the size of the tab 1. The tab 1 of the QFN 23 has an area of the upper surface 1a smaller than that of the tab 1 shown in FIG. 3, and is smaller than the area of the back surface 3b of the semiconductor chip 3 mounted on the upper surface 1a.

このように半導体チップ３よりも小さい面積を有するタブ１に半導体チップ３を搭載する場合、裏面３ｂの面積が異なる半導体チップ３を搭載する場合にも共通のリードフレームを用いることができるので、製造効率向上の観点から好ましい。   Thus, when mounting the semiconductor chip 3 on the tab 1 having an area smaller than that of the semiconductor chip 3, a common lead frame can be used even when mounting the semiconductor chip 3 having a different area of the back surface 3b. It is preferable from the viewpoint of improving efficiency.

また、ＱＦＮ１０、２３などの半導体装置を実装基板に搭載する際には、リフロー工程と呼ばれる加熱工程で、例えば半田などの接合材料を溶融させるため、約２６０℃程度まで加熱される。この時、ＱＦＮ１０、２３を構成する各部材の線膨脹係数の違いに起因して、封止体６にリフロークラックと呼ばれる亀裂が生じる場合がある。このリフロークラックを防止する対策として、半導体チップ３と封止体６との接触面積を広くとる方法が有効だということが現在までに判っている。つまり、図３８に示すＱＦＮ２３は、リフロークラックを防止して、信頼性を向上させる観点からも好ましい。   When a semiconductor device such as QFN 10 or 23 is mounted on a mounting substrate, it is heated to about 260 ° C. in a heating process called a reflow process in order to melt a bonding material such as solder. At this time, a crack called a reflow crack may occur in the sealing body 6 due to a difference in linear expansion coefficient between the members constituting the QFNs 10 and 23. As a countermeasure for preventing this reflow crack, it has been known that a method of widening the contact area between the semiconductor chip 3 and the sealing body 6 is effective. That is, the QFN 23 shown in FIG. 38 is preferable from the viewpoint of preventing reflow cracks and improving reliability.

ただし、タブ１は、前記クランプ工程において、安定的にクランプ力を伝える土台としての機能を果たすべき部材なので、タブ１の上面１ａの面積を極端に小さくしすぎると、基材４の主面４ａに加わる圧力を均一化することができない。また、チップ周辺に折り曲げモーメントを与え、チップクラックの虞が増してしまう。   However, since the tab 1 is a member that should serve as a base for stably transmitting the clamping force in the clamping step, if the area of the upper surface 1a of the tab 1 is made extremely small, the main surface 4a of the base 4 It is not possible to equalize the pressure applied to the. In addition, a bending moment is applied to the periphery of the chip, increasing the risk of chip cracking.

したがって、この均一化の観点からはタブ１の上面１ａは、基材４の裏面４ｂの外形よりも大きくすることが好ましい。また、図３８に示すようにタブ１の上面１ａの外形寸法が、基材４の裏面４ｂの外形寸法と同程度である場合には、タブ１、第１接着材９、半導体チップ３、第２接着材１１、および基材４の中心が、それぞれ厚さ方向に重なる位置に配置された状態で基材４の一部をフィルム１８に食い込ませることが特に好ましい。   Therefore, it is preferable that the upper surface 1a of the tab 1 is made larger than the outer shape of the back surface 4b of the base material 4 from the viewpoint of uniformization. As shown in FIG. 38, when the outer dimension of the upper surface 1a of the tab 1 is approximately the same as the outer dimension of the back surface 4b of the base member 4, the tab 1, the first adhesive 9, the semiconductor chip 3, 2 It is particularly preferable that a part of the base material 4 is caused to bite into the film 18 in a state where the centers of the adhesive 11 and the base material 4 are arranged at positions overlapping each other in the thickness direction.

次に、図３９は、本実施の形態の第２の変形例である半導体装置の断面図である。また、図４０は、図３９に示すＱＦＮの上面側の平面図である。なお、図３９に示す断面図は、図４０に示すＡ−Ａ線に沿った断面に対応している。   Next, FIG. 39 is a cross-sectional view of a semiconductor device which is a second modification of the present embodiment. 40 is a plan view of the upper surface side of the QFN shown in FIG. Note that the cross-sectional view shown in FIG. 39 corresponds to the cross section taken along the line AA shown in FIG.

図３９および図４０に示すＱＦＮ２４と図１〜図４に示すＱＦＮ１０との相違点は、ＱＦＮ２４の封止体６は、上面６ａにおいて、基材４の周囲に窪み部６ｄが形成されている点である。この窪み部６ｄは、前記クランプ工程において、基材４の一部をフィルム１８に食い込ませる際に、下面１８ｂ側に大きな皺が発生した場合に形成される。   The difference between the QFN 24 shown in FIGS. 39 and 40 and the QFN 10 shown in FIGS. 1 to 4 is that the sealing body 6 of the QFN 24 has a recess 6d around the substrate 4 on the upper surface 6a. It is. The recessed portion 6d is formed when a large wrinkle occurs on the lower surface 18b side when part of the substrate 4 is bitten into the film 18 in the clamping step.

すなわち、前記クランプ工程において、基材４の一部をフィルム１８に食い込ませると、フィルム１８における主面４ａと対向する領域は変形し、周囲の領域よりも厚さが薄くなる。この時、主面４ａの周縁部と対向する領域では、基材４に押圧されたフィルム１８の一部が、基材４の側面４ｃ側に押し出され、皺が形成される。その後、前記一括封止体形成工程において、樹脂１６ａを供給すると、樹脂１６ａはフィルム１８の下面１８ｂの形状に倣って充填されるため、大きな皺が発生すると、窪み部６ｄもこれに倣って大きくなる。   That is, in the clamping step, when a part of the substrate 4 is bitten into the film 18, the region facing the main surface 4 a in the film 18 is deformed and becomes thinner than the surrounding region. At this time, in a region facing the peripheral edge of the main surface 4a, a part of the film 18 pressed against the base material 4 is pushed out to the side surface 4c side of the base material 4 to form a ridge. Thereafter, when the resin 16a is supplied in the collective sealing body forming step, the resin 16a is filled in accordance with the shape of the lower surface 18b of the film 18. Therefore, when a large wrinkle occurs, the recess 6d is also enlarged in accordance with this. Become.

窪み部６ｄの大きさが小さい場合には、特にＱＦＮ２４の信頼性を低下させる要因とはならないが、窪み部６ｄが大きくなって、例えば、ワイヤ５が窪み部６ｄから露出すると、ＱＦＮ２４の信頼性が低下することとなるので、窪み部６ｄの大きさはできる限り小さくすることが好ましい。   When the size of the recess 6d is small, it is not a factor that particularly decreases the reliability of the QFN 24. However, if the recess 6d becomes large, for example, the wire 5 is exposed from the recess 6d, the reliability of the QFN 24 Therefore, the size of the recess 6d is preferably as small as possible.

本発明者の検討によれば、窪み部６ｄは、前記クランプ工程において、過剰に強い力でクランプすると、大きくなり易いことが判った。また、クランプ時の速度、特にフィルム１８と保護シート１２とが当接した後の第２速度１９ｂが早すぎる場合、あるいは第１速度１９ａから第２速度１９ｂに変化する際の変化量が大きすぎる場合に大きくなり易いことが判った。   According to the study by the present inventor, it has been found that the recessed portion 6d is likely to become large when clamped with an excessively strong force in the clamping step. Further, when the clamping speed, particularly the second speed 19b after the film 18 and the protective sheet 12 contact each other, is too fast, or the amount of change when changing from the first speed 19a to the second speed 19b is too large. It has been found that the case tends to be large.

したがって、図１〜図３７を用いて説明したＱＦＮ１０の製造方法のように、フィルム１８と基材４とが当接した後の第２速度１９ｂを第１速度１９ａよりも遅くすること、および、第２速度１９ｂを、上型１７ａと下型１７ｂの距離が近づくにつれて遅くするようにすることは、大きな窪み部６ｄの発生を防止する観点からも好ましいことが判った。   Therefore, like the manufacturing method of QFN10 demonstrated using FIGS. 1-37, the 2nd speed 19b after the film 18 and the base material 4 contact | abutted is made slower than the 1st speed 19a, and It has been found that it is preferable to slow down the second speed 19b as the distance between the upper mold 17a and the lower mold 17b approaches, from the viewpoint of preventing the generation of the large depression 6d.

また、前記基材搭載工程で説明したように、複数の基材４に加わる力を略均一化することも、大きな窪み部６ｄの発生を防止する観点からも好ましい。   Further, as described in the base material mounting step, it is also preferable to make the force applied to the plurality of base materials 4 substantially uniform from the viewpoint of preventing the generation of the large recessed portion 6d.

次に、図４１は、本実施の形態の製造方法の変形例を説明するための拡大断面図である。なお、図４１は、前記封止工程の変形例を説明するための拡大断面図であるが、代表として、図３３に対応する拡大断面図を示している。また、図４１を用いて説明する変形例を用いて得られる半導体装置は、図１〜図４に示すＱＦＮ１０の有するタブ１、リード２の下面１ｂ、２ｂにおける樹脂バリの発生をより確実に防止することができる点を除き図１〜図４に示すＱＦＮ１０と同じ構造であるので、図示は省略し、必要に応じて図１〜図４を用いて説明する。   Next, FIG. 41 is an enlarged cross-sectional view for explaining a modification of the manufacturing method of the present embodiment. FIG. 41 is an enlarged cross-sectional view for explaining a modified example of the sealing step, but shows an enlarged cross-sectional view corresponding to FIG. 33 as a representative. In addition, the semiconductor device obtained using the modification described with reference to FIG. 41 more reliably prevents the occurrence of resin burrs on the tab 1 of the QFN 10 and the lower surfaces 1b and 2b of the leads 2 shown in FIGS. Since it is the same structure as QFN10 shown in FIGS. 1-4 except the point which can be performed, illustration is abbreviate | omitted and it demonstrates using FIGS. 1-4 as needed.

図４１に示す製造方法と、図３３で説明した製造方法の相違点は、封止工程において、下型１７ｂの下型面１７ｆとリードフレーム１５との下面との間に下型面被覆フィルム（第２フィルム）２７が配置されている点である。   The difference between the manufacturing method shown in FIG. 41 and the manufacturing method described in FIG. 33 is that the lower mold surface covering film (between the lower mold surface 17f of the lower mold 17b and the lower surface of the lead frame 15 in the sealing step). The second film) 27 is disposed.

図４１に示すように下型面１７ｆを覆う下型面被覆フィルム２７を下型面１７ｆに密着させて配置した状態でクランプ（狭持）すると、下型面被覆フィルム２７の上面２７ａにタブ１およびリード２の一部（下面１ｂ、２ｂ側の一部）が食い込む。この結果、タブ１およびリード２の裏面である下面１ｂ、２ｂに樹脂バリが形成されることを防止ないしは抑制することができる。つまり、ＱＦＮ１０（図３参照）の外部接続端子面に樹脂バリが形成されることを防止ないしは抑制することができるので、樹脂バリに起因する図３に示す外装めっき層７の剥離などの問題を防止することができる。また、樹脂バリの発生を防止することにより、リード２と外装めっき層７との接触界面における電気抵抗を軽減することができる。したがって、ＱＦＮ１０の信頼性をさらに向上させることができる。   As shown in FIG. 41, when the lower mold surface covering film 27 covering the lower mold surface 17f is clamped (clamped) in a state of being in close contact with the lower mold surface 17f, the tab 1 is placed on the upper surface 27a of the lower mold surface covering film 27. And part of the lead 2 (part on the lower surface 1b, 2b side) bites. As a result, it is possible to prevent or suppress the formation of resin burrs on the lower surfaces 1b and 2b which are the back surfaces of the tab 1 and the lead 2. That is, since it is possible to prevent or suppress the formation of resin burrs on the external connection terminal surface of the QFN 10 (see FIG. 3), problems such as peeling of the exterior plating layer 7 shown in FIG. Can be prevented. Moreover, by preventing the occurrence of resin burrs, the electrical resistance at the contact interface between the lead 2 and the exterior plating layer 7 can be reduced. Therefore, the reliability of QFN 10 can be further improved.

このように、下型面被覆フィルム２７は、前記封止工程においてタブ１およびリード２の一部を食い込ませることにより、下面１ｂ、２ｂにおける樹脂バリの発生を防止ないしは抑制する機能を有しているので、柔らかい樹脂材料を用いることが好ましい。例えば、上型１７ａの上型面１７ｃと密着して配置される上型面被覆フィルム（第１フィルム）１８と同様の材料を用いることができる。   Thus, the lower mold surface coating film 27 has a function of preventing or suppressing the generation of resin burrs on the lower surfaces 1b and 2b by causing the tab 1 and part of the leads 2 to bite in the sealing step. Therefore, it is preferable to use a soft resin material. For example, the same material as the upper mold surface covering film (first film) 18 disposed in close contact with the upper mold surface 17c of the upper mold 17a can be used.

ただし、光センサ系の半導体装置であるＱＦＮ１０の信頼性という観点では、外部接続端子面に発生する樹脂バリよりも基材４の主面４ａ側に発生する樹脂バリを防止する方が特に重要である。このため、下型面被覆フィルム２７の硬さ（硬度）は上型面を被覆するフィルム１８と同じ、あるいはこれより硬く（高く）することが好ましい。また、下型面被覆フィルム２７の厚さは上型面被覆フィルム１８と同じ、あるいは図４１に示すようにこれより厚くすることが好ましい。上型面被覆フィルム１８を優先的に変形させて基材４の一部を確実に上型面被覆フィルム１８に食い込ませ、主面４ａ上における樹脂バリの発生を防止するためである。   However, in terms of the reliability of the QFN 10 that is an optical sensor semiconductor device, it is particularly important to prevent the resin burrs that occur on the main surface 4a side of the substrate 4 rather than the resin burrs that occur on the external connection terminal surface. is there. For this reason, the hardness (hardness) of the lower mold surface coating film 27 is preferably the same as or harder (higher) than that of the film 18 covering the upper mold surface. Further, the thickness of the lower mold surface coating film 27 is preferably the same as that of the upper mold surface coating film 18 or thicker than this as shown in FIG. This is because the upper mold surface covering film 18 is preferentially deformed so that a part of the base material 4 is surely bitten into the upper mold surface covering film 18 and the generation of resin burrs on the main surface 4a is prevented.

最後に、本実施の形態の第３の変形例である半導体装置について説明する。前記実施の形態では、枠状の基材４を半導体チップ３と同じ材料で構成する例を説明したが、本実施の形態の第３の変形例においては、部材の強度（剛性）、および半導体チップあるいは封止樹脂との熱膨張率などを考慮し、他の材料を利用することもできる。この第３の変形例では、例えば金属薄板・樹脂薄板などからプレス加工により作成することもできる。また、金属材料あるいは樹脂材料をモールド加工することにより枠状の成型品を得ることもできる。   Finally, a semiconductor device that is a third modification of the present embodiment will be described. In the above-described embodiment, the example in which the frame-shaped base material 4 is made of the same material as that of the semiconductor chip 3 has been described. However, in the third modification example of the present embodiment, the strength (rigidity) of the member, and the semiconductor In consideration of the coefficient of thermal expansion with the chip or the sealing resin, other materials can be used. In the third modification, for example, a metal thin plate, a resin thin plate, or the like can be formed by pressing. Also, a frame-shaped molded product can be obtained by molding a metal material or a resin material.

以上、本発明者によってなされた発明を実施の形態に基づき具体的に説明したが、本発明は上記実施の形態に限定されるものではなく、その要旨を逸脱しない範囲で種々変更可能であることは言うまでもない。   As mentioned above, the invention made by the present inventor has been specifically described based on the embodiment. However, the present invention is not limited to the above embodiment, and various modifications can be made without departing from the scope of the invention. Needless to say.

例えば、前記実施の形態では半導体装置の製造方法の例としてＭＡＰについて説明した。しかし半導体装置の製造工程はこれに限定されるものではなく、例えば、リードフレーム１５における製品形成領域１５ａの数に対応して複数のキャビティを有する金型を用いて封止する方法（個片モールドと呼ばれる）で製造する方法に適用することができる。   For example, in the above embodiment, MAP has been described as an example of a method for manufacturing a semiconductor device. However, the manufacturing process of the semiconductor device is not limited to this. For example, a method of sealing using a mold having a plurality of cavities corresponding to the number of product forming regions 15a in the lead frame 15 (individual mold) Can be applied to the manufacturing method.

また例えば、光センサ系の半導体装置の例としてＱＦＮのパッケージに適用する実施態様について説明したが、ＱＦＮのパッケージに限定される訳ではなく、例えば、半導体装置の下面が有する四角形の４辺のうち、対向する２辺にのみ複数のリードが配置されたＳＯＮ（Small Outline Non-leaded package）に適用することもできる。   Further, for example, the embodiment applied to the QFN package as an example of the optical sensor semiconductor device has been described. However, the embodiment is not limited to the QFN package. For example, of the four sides of the quadrangle that the lower surface of the semiconductor device has The present invention can also be applied to a SON (Small Outline Non-leaded package) in which a plurality of leads are arranged only on two opposite sides.

また、半導体装置のコスト低減の観点からは、ＱＦＮやＳＯＮなどリードフレームに半導体チップを搭載するタイプのパッケージが特に好ましいが、半導体チップのパッド数の増加への対応を考慮した場合、例えばＬＧＡ（Land grid array）、あるいは図４２および図４３に示すＢＧＡ（ball Grid Allay）３４のように配線基板上に半導体チップを搭載したパッケージが好ましい。以下半導体チップを配線基板上に搭載する場合の態様について簡単に説明する。   From the viewpoint of reducing the cost of a semiconductor device, a package of a type in which a semiconductor chip is mounted on a lead frame such as QFN or SON is particularly preferable. However, when considering the increase in the number of pads of a semiconductor chip, for example, LGA ( A package in which a semiconductor chip is mounted on a wiring board, such as a land grid array (BGA) 34 or a ball grid allay (BGA) 34 shown in FIGS. 42 and 43 is preferable. A mode in which the semiconductor chip is mounted on the wiring board will be briefly described below.

図４２は、他の実施の形態である半導体装置の下面側を示す平面図、図４３は図４２に示すＥ−Ｅ線に沿った断面図である。   42 is a plan view showing a lower surface side of a semiconductor device according to another embodiment, and FIG. 43 is a cross-sectional view taken along the line EE shown in FIG.

図４２に示すＢＧＡ３４と前記実施の形態で説明したＱＦＮ１０、２３、２４との相違点は半導体チップ３が、基材である配線基板（基板）３５に搭載されている点である。   The difference between the BGA 34 shown in FIG. 42 and the QFNs 10, 23, 24 described in the above embodiment is that the semiconductor chip 3 is mounted on a wiring substrate (substrate) 35 as a base material.

配線基板３５は、上面３５ａ、上面３５ａと反対側の下面３５ｂ、上面３５ａに配置されるチップ搭載部３５ｃ、上面３５ａにおいてチップ搭載部３５ｃの周囲に配置された複数のボンディングリード（電極部）３５ｄ、および下面３５ｂに配置され複数のランド部３５ｆとそれぞれ電気的に接続されるバンプ電極（外部端子）３５ｅを備えている。   The wiring board 35 includes an upper surface 35a, a lower surface 35b opposite to the upper surface 35a, a chip mounting portion 35c disposed on the upper surface 35a, and a plurality of bonding leads (electrode portions) 35d disposed around the chip mounting portion 35c on the upper surface 35a. , And a bump electrode (external terminal) 35e disposed on the lower surface 35b and electrically connected to the plurality of land portions 35f.

半導体チップ３の主面３ａに形成されたパッド３ｅはワイヤ５を介してボンディングリード３５ｄとそれぞれ電気的に接続され、ボンディングリード３５ｄは、配線基板３５が有する導電路（図示は省略）を介してバンプ電極３５ｅと電気的に接続されている。   The pads 3e formed on the main surface 3a of the semiconductor chip 3 are electrically connected to the bonding leads 35d via the wires 5, respectively, and the bonding leads 35d are connected via a conductive path (not shown) of the wiring board 35. The bump electrode 35e is electrically connected.

また、バンプ電極３５ｅは、配線基板３５の下面３５ｂにおいて、図４２に示すように行列状に配置されている。このようなバンプ電極３５ｅの配置は、エリアアレイと呼ばれ、配線基板３５の下面３５ｂのスペースを有効活用することができるので、半導体装置を小型化することができる。   Further, the bump electrodes 35e are arranged in a matrix on the lower surface 35b of the wiring board 35 as shown in FIG. Such an arrangement of the bump electrodes 35e is called an area array, and the space of the lower surface 35b of the wiring board 35 can be used effectively, so that the semiconductor device can be miniaturized.

なお、バンプ電極３５ｅの材料は、例えば前記実施の形態で説明した外装めっき層７と同様にＰｂ（鉛）を実質的に含まない、所謂、鉛フリー半田であり、例えばＳｎ（錫）のみ、Ｓｎ（錫）‐Ｂｉ（ビスマス）、またはＳｎ（錫）‐Ａｇ（銀）‐Ｃｕ（銅）などである。   The material of the bump electrode 35e is, for example, so-called lead-free solder that does not substantially contain Pb (lead) like the exterior plating layer 7 described in the above embodiment, for example, only Sn (tin), Sn (tin) -Bi (bismuth) or Sn (tin) -Ag (silver) -Cu (copper).

ＢＧＡ３４のような配線基板３５を用いる半導体パッケージにおいても、コスト低減の観点から、パッド３ｅとボンディングリード３５ｄとをワイヤ５で接続する場合がある。この場合、ワイヤ５を保護するため、配線基板３５の上面３５ａ側を封止体６で封止する必要がある。   Even in a semiconductor package using the wiring substrate 35 such as the BGA 34, the pad 3e and the bonding lead 35d may be connected by the wire 5 from the viewpoint of cost reduction. In this case, in order to protect the wire 5, it is necessary to seal the upper surface 35 a side of the wiring substrate 35 with the sealing body 6.

ここで、ＢＧＡ３４は、ＱＦＮ１０、２３、２４と同様に光センサ半導体装置である。したがって、受光部３ｄの上側は、照射光が通過する経路を確保する必要がある、このため、前記実施の形態で説明したように、基材４の側面４ｃの一部を露出させることにより、樹脂バリの形成を防止することができるので、信頼性を向上させることができる。   Here, the BGA 34 is an optical sensor semiconductor device like the QFNs 10, 23, and 24. Therefore, the upper side of the light receiving portion 3d needs to secure a path through which the irradiation light passes. Therefore, as described in the above embodiment, by exposing a part of the side surface 4c of the base material 4, Since formation of resin burrs can be prevented, reliability can be improved.

なお、前記実施の形態で説明した種々の変形例等をＢＧＡ３４に適用できることは言うまでもない。   Needless to say, the various modifications described in the above embodiments can be applied to the BGA 34.

また、ＢＧＡ３４の製造方法について、ＱＦＮ１０、２３、２４の製造方法との相違点のみを簡単に説明する。   In addition, only a difference between the manufacturing method of the BGA 34 and the manufacturing method of the QFNs 10, 23, and 24 will be briefly described.

まず、前記実施の形態で説明したリードフレーム準備工程が異なる。ＢＧＡ３４の製造方法においては、まず、配線基板準備工程として、上面３５ａ、上面３５ａと反対側の下面３５ｂ、上面３５ａに配置されるチップ搭載部３５ｃ、上面３５ａにおいてチップ搭載部３５ｃの周囲に配置された複数のボンディングリード（電極部）３５ｄ、および下面３５ｂに配置され、この複数のボンディングリード３５ｄとそれぞれ電気的に接続されるランド部３５ｆを備える配線基板（第１基材）３５を準備する。本工程で準備する配線基板は、半導体装置（ＢＧＡ３４）１個分に相当する製品形成領域を複数有する多数個取り配線基板を準備する。また、本工程では配線基板の下面３５ｂには、バンプ電極３５ｅはまだ形成されていない。   First, the lead frame preparation process described in the above embodiment is different. In the manufacturing method of the BGA 34, first, as a wiring board preparation step, the upper surface 35a, the lower surface 35b opposite to the upper surface 35a, the chip mounting portion 35c disposed on the upper surface 35a, and the upper surface 35a are disposed around the chip mounting portion 35c. A plurality of bonding leads (electrode parts) 35d and a wiring substrate (first base material) 35 provided with land parts 35f arranged on the lower surface 35b and electrically connected to the bonding leads 35d are prepared. As a wiring board prepared in this step, a multi-piece wiring board having a plurality of product formation regions corresponding to one semiconductor device (BGA 34) is prepared. In this step, the bump electrode 35e is not yet formed on the lower surface 35b of the wiring board.

また、ダイボンディング工程では、半導体チップ３を、配線基板の各製品形成領域がそれぞれ有するチップ搭載部３５ｃ上に第１接着材９を介して搭載する。基材搭載工程は前記実施の形態と同様なので省略する。   In the die bonding process, the semiconductor chip 3 is mounted via the first adhesive 9 on the chip mounting portion 35c included in each product formation region of the wiring board. Since the substrate mounting process is the same as that of the above embodiment, the description is omitted.

また、ワイヤボンディング工程では、複数のパッド３ｅと複数のボンディングリード３５ｄとをワイヤ（導電性部材）５を介してそれぞれ電気的に接続する。   Further, in the wire bonding step, the plurality of pads 3 e and the plurality of bonding leads 35 d are electrically connected through the wires (conductive members) 5, respectively.

また、封止工程（特にクランプ工程）において、配線基板は図４３に示すように略平面板状の部材であって、その上面３５ａの面積は、半導体チップ３の裏面３ｂよりも大きいので、基材４の一部をフィルム１８に安定的に食い込ませることができる。   In the sealing process (especially the clamping process), the wiring board is a substantially flat plate-like member as shown in FIG. 43, and the area of the upper surface 35a is larger than that of the back surface 3b of the semiconductor chip 3. A part of the material 4 can be stably bited into the film 18.

また、前記実施の形態で説明した外装めっき形成工程が異なる。ＢＧＡ３４の製造方法においては、外装めっき形成工程に代えてバンプ電極形成工程として、成形金型から取り出した配線基板の下面３５ｂ側に、外部端子となる複数のバンプ電極３５ｅを形成する。複数のバンプ電極３５ｅは、配線基板の下面３５ｂに形成された複数のランド部３５ｆに、それぞれ接合する。   Moreover, the exterior plating formation process demonstrated in the said embodiment differs. In the manufacturing method of the BGA 34, a plurality of bump electrodes 35e serving as external terminals are formed on the lower surface 35b side of the wiring board taken out from the molding die as a bump electrode forming step instead of the exterior plating forming step. The plurality of bump electrodes 35e are respectively bonded to the plurality of land portions 35f formed on the lower surface 35b of the wiring board.

また、ダイシング工程においては、バンプ電極３５ｅが形成された面を上方に向けて（つまり、一括封止体の上面をダイシングテープに貼り付けた状態で）ダイシングを行う。   Further, in the dicing process, dicing is performed with the surface on which the bump electrode 35e is formed facing upward (that is, with the upper surface of the batch sealing body attached to the dicing tape).

本発明は、特に主面に光センサが形成された半導体チップを有する光センサ系の半導体装置に利用可能である。   The present invention is particularly applicable to an optical sensor type semiconductor device having a semiconductor chip having an optical sensor formed on the main surface.

本発明の一実施の形態である半導体装置の上面側を示す平面図である。It is a top view which shows the upper surface side of the semiconductor device which is one embodiment of this invention. 図１に示す半導体装置の下面側を示す平面図である。It is a top view which shows the lower surface side of the semiconductor device shown in FIG. 図１に示すＡ−Ａ線に沿った断面図である。It is sectional drawing along the AA line shown in FIG. 図１に示す半導体装置の封止体内部における平面構造を示す平面図である。It is a top view which shows the planar structure inside the sealing body of the semiconductor device shown in FIG. 本発明の一実施の形態である半導体装置の製造に用いるリードフレームの全体構造の概要を示す平面図である。It is a top view which shows the outline | summary of the whole structure of the lead frame used for manufacture of the semiconductor device which is one embodiment of this invention. 図５に示すＢ部を拡大して示す拡大断面図である。It is an expanded sectional view which expands and shows the B section shown in FIG. 図６に示すＣ−Ｃ線に沿った拡大断面図である。It is an expanded sectional view along the CC line shown in FIG. 図６に示すリードフレームに半導体チップを搭載した状態を示す拡大平面図である。FIG. 7 is an enlarged plan view showing a state in which a semiconductor chip is mounted on the lead frame shown in FIG. 6. 図８に示すＣ−Ｃ線に沿った拡大断面図である。It is an expanded sectional view along CC line shown in FIG. 図８に示す半導体チップに基材を搭載した状態を示す拡大平面図である。It is an enlarged plan view which shows the state which mounted the base material on the semiconductor chip shown in FIG. 図１０に示すＣ−Ｃ線に沿った拡大断面図である。It is an expanded sectional view along CC line shown in FIG. 基材搭載工程で準備する基材の形成方法を説明する図であって、ウエハを準備する工程を示す拡大断面図である。It is a figure explaining the formation method of the base material prepared by a base material mounting process, Comprising: It is an expanded sectional view which shows the process of preparing a wafer. 基材搭載工程で準備する基材の形成方法を説明する図であって、第２接着材を形成する工程を示す拡大断面図である。It is a figure explaining the formation method of the base material prepared at a base material mounting process, Comprising: It is an expanded sectional view which shows the process of forming a 2nd adhesive material. 基材搭載工程で準備する基材の形成方法を説明する図であって、ダイシングテープを貼り付ける工程を示す拡大断面図である。It is a figure explaining the formation method of the base material prepared at a base material mounting process, Comprising: It is an expanded sectional view which shows the process of affixing a dicing tape. 基材搭載工程で準備する基材の形成方法を説明する図であって、マスクを貼り付ける工程を示す拡大平面図である。It is a figure explaining the formation method of the base material prepared by a base material mounting process, Comprising: It is an enlarged plan view which shows the process of sticking a mask. 図１５に示すＦ−Ｆ線に沿った拡大断面図である。It is an expanded sectional view along the FF line shown in FIG. 基材搭載工程で準備する基材の形成方法を説明する図であって、ウエハおよび第２接着材に開口部を形成する工程を示す拡大断面図である。It is a figure explaining the formation method of the base material prepared by a base material mounting process, Comprising: It is an expanded sectional view which shows the process of forming an opening part in a wafer and a 2nd adhesive material. 図１７に示すマスクを取り除き、ウエハを洗浄する工程を示す拡大断面図である。FIG. 18 is an enlarged sectional view showing a process of removing the mask shown in FIG. 17 and cleaning the wafer. 基材搭載工程で準備する基材の形成方法を説明する図であって、ウエハの主面に保護シートを貼り付ける工程を示す拡大断面図である。It is a figure explaining the formation method of the base material prepared by a base material mounting process, Comprising: It is an expanded sectional view which shows the process of sticking a protection sheet on the main surface of a wafer. 基材搭載工程で準備する基材の形成方法を説明する図であって、ウエハを個々の基材に切断する工程を示す拡大断面図である。It is a figure explaining the formation method of the base material prepared at a base material mounting process, Comprising: It is an expanded sectional view which shows the process of cut | disconnecting a wafer to each base material. 基材搭載工程で準備する基材の形成方法を説明する図であって、個片化された基材をピックアップする工程を示す拡大断面図である。It is a figure explaining the formation method of the base material prepared by a base material mounting process, Comprising: It is an expanded sectional view which shows the process of picking up the separated base material. 図１０に示すパッドとリードとをそれぞれワイヤを介して電気的に接続した状態を示す拡大平面図である。FIG. 11 is an enlarged plan view showing a state in which the pad and the lead shown in FIG. 10 are electrically connected through wires. 図２２に示すＣ−Ｃ線に沿った拡大断面図である。It is an expanded sectional view along the CC line shown in FIG. 図２２に示す半導体チップ、基材、および複数のワイヤを樹脂で封止し、封止体を形成した状態を示す拡大平面図である。It is an enlarged plan view which shows the state which sealed the semiconductor chip shown in FIG. 22, a base material, and a some wire with resin, and formed the sealing body. 図２４に示すＣ−Ｃ線に沿った拡大断面図である。FIG. 25 is an enlarged cross-sectional view along the line CC shown in FIG. 24. 本発明の一実施の形態である半導体装置の封止体の形成に用いる成形金型の一部を拡大して示す要部拡大断面図である。It is a principal part expanded sectional view which expands and shows a part of molding die used for formation of the sealing body of the semiconductor device which is one embodiment of this invention. 図２６に示す上型と下型の間にフィルムを配置した状態を示す要部拡大断面図である。It is a principal part expanded sectional view which shows the state which has arrange | positioned the film between the upper mold | type and lower mold | type shown in FIG. 図２７に示すフィルムと下型の間に図２５に示すリードフレームを配置した状態を示す要部拡大断面図である。FIG. 28 is an enlarged cross-sectional view of a main part showing a state in which the lead frame shown in FIG. 25 is arranged between the film shown in FIG. 27 and the lower mold. 図２８に示す上型と下型をクランプした状態を示す要部拡大断面図である。It is a principal part expanded sectional view which shows the state which clamped the upper mold | type and lower mold | type shown in FIG. 図２９に示すＤ部をさらに拡大した要部拡大断面図である。It is the principal part expanded sectional view which expanded further the D section shown in FIG. クランプ工程において、フィルム−基材間距離と、上型と下型が近づく速度の関係を示す説明図である。In a clamp process, it is explanatory drawing which shows the relationship between the speed between a film-base material distance, and an upper mold | type and a lower mold | type. 図２９に示すフィルムおよび下型との間に封止用の樹脂を供給し、一括封止体を形成した状態を示す要部拡大断面図である。It is principal part expanded sectional drawing which shows the state which supplied resin for sealing between the film shown in FIG. 29, and the lower mold | type, and formed the collective sealing body. 図３２に示すＤ部をさらに拡大した要部拡大断面図である。It is the principal part expanded sectional view which expanded the D section shown in FIG. 32 further. 図２５に示す一括封止体から露出した複数のリードおよびタブの下面に外装めっき層を形成した状態を示す拡大断面図である。FIG. 26 is an enlarged cross-sectional view illustrating a state in which an exterior plating layer is formed on the lower surfaces of a plurality of leads and tabs exposed from the collective sealing body illustrated in FIG. 25. 図３４に示すリードフレームを個々の半導体装置として切断する切断ラインを示す拡大平面図である。FIG. 35 is an enlarged plan view showing a cutting line for cutting the lead frame shown in FIG. 34 as individual semiconductor devices. 図３５に示すＣ−Ｃ線に沿った拡大断面図である。FIG. 36 is an enlarged cross-sectional view along the line CC shown in FIG. 35. 切断後の半導体装置を示す断面図である。It is sectional drawing which shows the semiconductor device after a cutting | disconnection. 本発明の第１の変形例である半導体装置の断面図である。It is sectional drawing of the semiconductor device which is the 1st modification of this invention. 本発明の第２の変形例である半導体装置の断面図である。It is sectional drawing of the semiconductor device which is the 2nd modification of this invention. 図３９に示す半導体装置の上面側の平面図である。FIG. 40 is a plan view of the upper surface side of the semiconductor device shown in FIG. 39. 本発明の製造方法の変形例を説明するための拡大断面図である。It is an expanded sectional view for explaining the modification of the manufacturing method of the present invention. 本発明の他の実施の形態である半導体装置の上面側を示す平面図である。It is a top view which shows the upper surface side of the semiconductor device which is other embodiment of this invention. 図４２に示すＥ−Ｅ線に沿った断面図である。It is sectional drawing along the EE line shown in FIG.

符号の説明Explanation of symbols

１ タブ（チップ搭載部）
１ａ 上面
１ｂ 下面
２ リード（電極部）
２ａ 上面
２ｂ 下面
２ｃ 側面
３ 半導体チップ
３ａ 主面（第１主面）
３ｂ 裏面（第１裏面）
３ｃ 側面（第１側面）
３ｄ 受光部（センサ部）
３ｅ パッド
４ 基材（第２基材）
４ａ 主面（第２主面）
４ｂ 裏面（第２裏面）
４ｃ 側面（第２側面）
４ｄ 開口部（貫通孔）
５ ワイヤ（導電性部材）
６ 封止体
６ａ 上面
６ｂ 下面
６ｄ 窪み部
７ 外装めっき層（金属層）
８ 吊りリード
９ 第１接着材
１０、２３、２４ ＱＦＮ（半導体装置）
１１ 第２接着材
１２ 保護シート
１２ａ 上面
１２ｂ 下面
１５ リードフレーム（第１基材）
１５ａ 製品形成領域（デバイス形成領域）
１５ｂ 枠体
１６ 一括封止体
１６ａ 樹脂
１７ 成形金型
１７ａ 上型
１７ｂ 下型
１７ｃ 上型面
１７ｄ キャビティ
１７ｄａ 側面
１７ｅ ゲート部
１７ｆ 下型面
１７ｇ 段差部
１７ｇａ 側面
１７ｈ ポット部
１７ｊ プランジャ
１８ フィルム（上型面被覆フィルム、第１フィルム）
１８ａ 上面
１８ｂ 下面
１９ａ 第１速度
１９ｂ 第２速度
２０ ダイシングライン
２１ ダイシングブレード（切断治具）
２２ ダイシングテープ
２７ 下型面被覆フィルム（第２フィルム）
２７ａ 上面
３４ ＢＧＡ（半導体装置）
３５ 配線基板（第１基材）
３５ａ 上面
３５ｂ 下面
３５ｃ チップ搭載部
３５ｄ ボンディングリード（電極部）
３５ｅ バンプ電極（外部端子）
３５ｆ ランド部
４１ ウエハ
４１ａ 主面
４１ｂ 裏面
４２ ダイシングテープ
４３ マスク
４３ａ 開口部 1 Tab (chip mounting part)
1a Upper surface 1b Lower surface 2 Lead (electrode part)
2a Upper surface 2b Lower surface 2c Side surface 3 Semiconductor chip 3a Main surface (first main surface)
3b Back side (first back side)
3c Side (first side)
3d light receiving part (sensor part)
3e pad 4 base material (second base material)
4a Main surface (second main surface)
4b Back side (second back side)
4c Side (second side)
4d opening (through hole)
5 Wire (conductive member)
6 Sealing body 6a Upper surface 6b Lower surface 6d Recessed portion 7 Exterior plating layer (metal layer)
8 Suspended lead 9 First adhesive 10, 23, 24 QFN (semiconductor device)
11 Second adhesive material 12 Protective sheet 12a Upper surface 12b Lower surface 15 Lead frame (first base material)
15a Product formation area (device formation area)
15b Frame 16 Collective sealing body 16a Resin 17 Mold 17a Upper mold 17b Lower mold 17c Upper mold surface 17d Cavity 17da Side surface 17e Gate portion 17f Lower mold surface 17g Stepped portion 17ga Side surface 17h Pot portion 17j Plunger 18 Film (Upper mold) Surface coating film, first film)
18a Upper surface 18b Lower surface 19a First speed 19b Second speed 20 Dicing line 21 Dicing blade (cutting jig)
22 Dicing tape 27 Lower mold surface coating film (second film)
27a Upper surface 34 BGA (semiconductor device)
35 Wiring board (first base material)
35a Upper surface 35b Lower surface 35c Chip mounting portion 35d Bonding lead (electrode portion)
35e Bump electrode (external terminal)
35f Land 41 Wafer 41a Main surface 41b Back 42 Dicing tape 43 Mask 43a Opening

Claims (20)

以下の工程を含むことを特徴とする半導体装置の製造方法：
（ａ）チップ搭載部、および前記チップ搭載部の周囲に配置された複数の電極部を備えた第１基材を準備する工程；
（ｂ）第１主面、前記第１主面に形成されたセンサ部、前記第１主面に形成され、前記センサ部と電気的に接続された複数のパッド、前記第１主面と反対側の第１裏面、および前記第１主面と前記第１裏面との間に位置する第１側面、を有する半導体チップを、前記第１裏面が前記チップ搭載部と対向するように、第１接着材を介して前記チップ搭載部上に搭載する工程；
（ｃ）第２主面、前記第２主面と反対側の第２裏面、前記第２主面と前記第２裏面との間に位置する第２側面、および前記第２主面から前記第２裏面まで貫通する開口部を有し、前記開口部が前記第２主面上に貼り付けられた保護シートにより覆われた第２基材を、前記第２裏面が前記半導体チップの前記第１主面と対向するように、第２接着材を介して前記半導体チップの前記第１主面上に搭載する工程；
（ｄ）前記半導体チップの前記複数のパッドと前記複数の電極部とを、複数の導電性部材を介してそれぞれ電気的に接続する工程；
（ｅ）前記第２基材の前記第２側面の一部および前記第２基材の前記第２主面が露出するように、前記半導体チップ、前記第２基材、および前記複数の導電性部材を樹脂で封止し、封止体を形成する工程；
ここで、前記封止体は、以下の工程により形成される、
（ｅ１）上型、前記上型と対向する下型を有する成形金型を準備する工程；
（ｅ２）前記上型と前記下型との間にフィルムを配置する工程；
（ｅ３）前記半導体チップおよび前記第２基材が搭載された前記第１基材を、前記フィルムと前記下型との間に配置する工程；
（ｅ４）前記（ｅ３）工程の後、前記上型および前記下型をクランプし、前記第２基材の一部を前記フィルムに食い込ませる工程；
（ｅ５）前記（ｅ４）工程の後、前記フィルムおよび前記下型との間に前記樹脂を供給し、前記封止体を形成する工程；
（ｅ６）前記（ｅ５）工程の後、前記上型および前記下型を型開きし、前記封止体が形成された前記第１基材を前記成形金型から取り出す工程。 A method for manufacturing a semiconductor device comprising the following steps:
(A) a step of preparing a first base material including a chip mounting portion and a plurality of electrode portions arranged around the chip mounting portion;
(B) a first main surface, a sensor portion formed on the first main surface, a plurality of pads formed on the first main surface and electrically connected to the sensor portion, opposite to the first main surface A semiconductor chip having a first back surface on the side and a first side surface located between the first main surface and the first back surface, such that the first back surface faces the chip mounting portion. Mounting on the chip mounting portion via an adhesive;
(C) a second main surface, a second back surface opposite to the second main surface, a second side surface located between the second main surface and the second back surface, and the second main surface from the second main surface. 2 having an opening penetrating to the back surface, wherein the opening is covered with a protective sheet affixed on the second main surface, and the second back surface is the first of the semiconductor chip. Mounting on the first main surface of the semiconductor chip via a second adhesive so as to face the main surface;
(D) electrically connecting the plurality of pads of the semiconductor chip and the plurality of electrode portions through a plurality of conductive members;
(E) The semiconductor chip, the second base material, and the plurality of conductive materials so that a part of the second side surface of the second base material and the second main surface of the second base material are exposed. Sealing the member with resin to form a sealed body;
Here, the sealing body is formed by the following steps.
(E1) preparing a molding die having an upper die and a lower die facing the upper die;
(E2) disposing a film between the upper mold and the lower mold;
(E3) placing the first substrate on which the semiconductor chip and the second substrate are mounted between the film and the lower mold;
(E4) After the step (e3), the step of clamping the upper mold and the lower mold and causing a part of the second base material to bite into the film;
(E5) After the step (e4), supplying the resin between the film and the lower mold to form the sealing body;
(E6) A step of opening the upper mold and the lower mold after the step (e5) and taking out the first base material on which the sealing body is formed from the molding die. 請求項１において、
前記半導体チップの前記第１主面において、前記センサ部の全体が、前記開口部の内側に配置されていることを特徴とする半導体装置の製造方法。 In claim 1,
The method of manufacturing a semiconductor device, wherein the entire sensor portion is disposed inside the opening on the first main surface of the semiconductor chip. 請求項２において、
前記第２基材は、前記半導体チップを構成する材料と同じ半導体材料からなることを特徴とする半導体装置の製造方法。 In claim 2,
The method of manufacturing a semiconductor device, wherein the second base material is made of the same semiconductor material as that constituting the semiconductor chip. 請求項２において、
前記半導体チップの前記第１主面において、前記第２接着材は前記センサ部の外縁よりも外側に配置されていることを特徴とする半導体装置の製造方法。 In claim 2,
The method of manufacturing a semiconductor device, wherein the second adhesive material is disposed outside an outer edge of the sensor portion on the first main surface of the semiconductor chip. 請求項１において、
前記第１基材は、前記チップ搭載部、前記チップ搭載部を支持する複数の吊りリード、前記チップ搭載部の周囲に配置された前記複数の電極部である複数のリード、および前記複数の吊りリードおよび前記複数のリードと一体に形成された枠体とを備えたリードフレームであって、
前記チップ搭載部の下面が、前記封止体の下面側から露出していることを特徴とする半導体装置の製造方法。 In claim 1,
The first substrate includes the chip mounting portion, a plurality of suspension leads that support the chip mounting portion, a plurality of leads that are the plurality of electrode portions disposed around the chip mounting portion, and the plurality of suspensions A lead frame comprising a lead and a frame formed integrally with the plurality of leads,
A method of manufacturing a semiconductor device, wherein a lower surface of the chip mounting portion is exposed from a lower surface side of the sealing body. 請求項５において、
前記（ｅ４）工程では、前記チップ搭載部、前記第１接着材、前記半導体チップ、前記第２接着材、および前記第２基材の中心が、それぞれ厚さ方向に重なる位置に配置された状態で前記第２基材の一部を前記フィルムに食い込ませることを特徴とする半導体装置の製造方法。 In claim 5,
In the step (e4), the chip mounting portion, the first adhesive material, the semiconductor chip, the second adhesive material, and the center of the second base material are arranged at positions overlapping each other in the thickness direction. A method of manufacturing a semiconductor device, wherein a part of the second base material is bitten into the film. 請求項１において、
前記（ｅ４）工程には、
（ｅ４ａ）前記上型と前記下型の距離を、第１速度で近づけて、前記フィルムの下面と前記保護シートの上面とを当接させる工程と、
（ｅ４ｂ）前記（ｅ４ａ）工程の後、前記上型と前記下型の距離を、前記第１速度よりも遅い第２速度で近づけて前記第２基材の一部を前記フィルムに食い込ませる工程とが含まれることを特徴とする半導体装置の製造方法。 In claim 1,
In the step (e4),
(E4a) bringing the distance between the upper mold and the lower mold close at a first speed and bringing the lower surface of the film into contact with the upper surface of the protective sheet;
(E4b) After the step (e4a), a step of causing the distance between the upper die and the lower die to approach at a second speed that is slower than the first speed and causing a part of the second base material to bite into the film. And a method for manufacturing a semiconductor device. 請求項７において、
前記第２速度は、前記上型と前記下型の距離が近づくにつれて遅くなることを特徴とする半導体装置の製造方法。 In claim 7,
The method of manufacturing a semiconductor device, wherein the second speed decreases as the distance between the upper mold and the lower mold approaches. 請求項１において、
前記チップ搭載部の上面の面積は、前記半導体チップの前記第１裏面の面積よりも大きいことを特徴とする半導体装置の製造方法。 In claim 1,
A method of manufacturing a semiconductor device, wherein an area of an upper surface of the chip mounting portion is larger than an area of the first back surface of the semiconductor chip. 請求項１において、
前記第２接着材の厚さは、前記第１接着材の厚さよりも薄いことを特徴とする半導体装置の製造方法。 In claim 1,
The method of manufacturing a semiconductor device, wherein the thickness of the second adhesive is thinner than the thickness of the first adhesive. 請求項１において、
前記（ｃ）工程において、前記半導体チップの前記第１主面上に搭載される前記第２基材の前記第２主面の高さは、前記（ｄ）工程において、前記複数のパッドと前記複数の電極部とをそれぞれ電気的に接続した前記複数の導電性部材の頂部の高さよりも上側となるように搭載することを特徴とする半導体装置の製造方法。 In claim 1,
In the step (c), the height of the second main surface of the second base material mounted on the first main surface of the semiconductor chip is the height of the plurality of pads in the step (d). A method of manufacturing a semiconductor device, comprising mounting a plurality of conductive members electrically connected to a plurality of electrode portions so as to be above a height of a top portion of the plurality of conductive members. チップ搭載部と、
前記チップ搭載部の周囲に配置された複数の電極部と、
第１主面、前記第１主面に形成されたセンサ部、前記第１主面に形成され、前記センサ部と電気的に接続された複数のパッド、前記第１主面と反対側の第１裏面、および前記第１主面と前記第１裏面との間に位置する第１側面を有し、前記第１裏面が前記チップ搭載部と対向するように、第１接着材を介して前記チップ搭載部上に搭載された半導体チップと、
第２主面、前記第２主面と反対側の第２裏面、前記第２主面と前記第２裏面との間に位置する第２側面、および前記第２主面から前記第２裏面まで貫通する開口部を有し、前記第２裏面が前記半導体チップの前記第１主面と対向するように、第２接着材を介して前記半導体チップの前記第１主面上に搭載された基材と、
前記半導体チップの前記複数のパッドと前記複数の電極部とをそれぞれ電気的に接続する複数の導電性部材と、
前記基材の前記第２側面の一部および前記基材の前記第２主面が露出するように、前記半導体チップ、前記基材、および前記複数の導電性部材を封止する封止体と、を含み、
前記半導体チップの前記センサ部は、前記基材の開口部において、露出しており、
前記基材は、前記半導体チップを構成する材料と同じ半導体材料からなることを特徴とする半導体装置。 A chip mounting portion;
A plurality of electrode portions arranged around the chip mounting portion;
A first main surface; a sensor portion formed on the first main surface; a plurality of pads formed on the first main surface and electrically connected to the sensor portion; a first side opposite to the first main surface; 1 back surface, and a first side surface located between the first main surface and the first back surface, and the first back surface is opposed to the chip mounting portion via the first adhesive. A semiconductor chip mounted on the chip mounting portion;
From the second main surface, the second back surface opposite to the second main surface, the second side surface located between the second main surface and the second back surface, and from the second main surface to the second back surface A base mounted on the first main surface of the semiconductor chip via a second adhesive so that the second back surface is opposed to the first main surface of the semiconductor chip; Material,
A plurality of conductive members that respectively electrically connect the plurality of pads of the semiconductor chip and the plurality of electrode portions;
A sealing body that seals the semiconductor chip, the base material, and the plurality of conductive members such that a part of the second side surface of the base material and the second main surface of the base material are exposed; Including,
The sensor part of the semiconductor chip is exposed at the opening of the base material ,
The semiconductor device according to claim 1, wherein the base material is made of the same semiconductor material as that constituting the semiconductor chip . 請求項１２において、
前記半導体チップの前記第１主面において、前記センサ部の全体が、前記開口部の内側に配置されていることを特徴とする半導体装置。 In claim 12,
In the first main surface of the semiconductor chip, the entire sensor portion is disposed inside the opening. 請求項１２において、
前記基材の前記第２主面上には、前記開口部を覆う保護シートが貼り付けられていることを特徴とする半導体装置。 In claim 12,
A semiconductor device, wherein a protective sheet covering the opening is attached to the second main surface of the base material. 請求項１２において、
前記半導体チップの前記第１主面において、前記第２接着材は前記センサ部の外縁よりも外側に配置されていることを特徴とする半導体装置。 In claim 12 ,
In the first main surface of the semiconductor chip, the second adhesive material is disposed outside an outer edge of the sensor unit. 請求項１２において、
前記チップ搭載部の下面が前記封止体の下面側から露出していることを特徴とする半導体装置。 In claim 12,
A semiconductor device, wherein a lower surface of the chip mounting portion is exposed from a lower surface side of the sealing body. チップ搭載部と、A chip mounting portion;
前記チップ搭載部の周囲に配置された複数の電極部と、A plurality of electrode portions arranged around the chip mounting portion;
第１主面、前記第１主面に形成されたセンサ部、前記第１主面に形成され、前記センサ部と電気的に接続された複数のパッド、前記第１主面と反対側の第１裏面、および前記第１主面と前記第１裏面との間に位置する第１側面を有し、前記第１裏面が前記チップ搭載部と対向するように、第１接着材を介して前記チップ搭載部上に搭載された半導体チップと、A first main surface; a sensor portion formed on the first main surface; a plurality of pads formed on the first main surface and electrically connected to the sensor portion; a first side opposite to the first main surface; 1 back surface, and a first side surface located between the first main surface and the first back surface, and the first back surface is opposed to the chip mounting portion via the first adhesive. A semiconductor chip mounted on the chip mounting portion;
第２主面、前記第２主面と反対側の第２裏面、前記第２主面と前記第２裏面との間に位置する第２側面、および前記第２主面から前記第２裏面まで貫通する開口部を有し、前記第２裏面が前記半導体チップの前記第１主面と対向するように、第２接着材を介して前記半導体チップの前記第１主面上に搭載された基材と、From the second main surface, the second back surface opposite to the second main surface, the second side surface located between the second main surface and the second back surface, and from the second main surface to the second back surface A base mounted on the first main surface of the semiconductor chip via a second adhesive so that the second back surface is opposed to the first main surface of the semiconductor chip; Material,
前記半導体チップの前記複数のパッドと前記複数の電極部とをそれぞれ電気的に接続する複数の導電性部材と、A plurality of conductive members that respectively electrically connect the plurality of pads of the semiconductor chip and the plurality of electrode portions;
前記基材の前記第２側面の一部および前記基材の前記第２主面が露出するように、前記半導体チップ、前記基材、および前記複数の導電性部材を封止する封止体と、を含み、A sealing body that seals the semiconductor chip, the base material, and the plurality of conductive members such that a part of the second side surface of the base material and the second main surface of the base material are exposed; Including,
前記半導体チップの前記センサ部は、前記基材の開口部において、露出しており、The sensor part of the semiconductor chip is exposed at the opening of the base material,
前記基材の前記第２主面上には、前記開口部を覆う保護シートが貼り付けられていることを特徴とする半導体装置。A semiconductor device, wherein a protective sheet covering the opening is attached to the second main surface of the base material. 請求項１７において、In claim 17,
前記半導体チップの前記第１主面において、前記センサ部の全体が、前記開口部の内側に配置されていることを特徴とする半導体装置。In the first main surface of the semiconductor chip, the entire sensor portion is disposed inside the opening. 請求項１７において、In claim 17,
前記半導体チップの前記第１主面において、前記第２接着材は前記センサ部の外縁よりも外側に配置されていることを特徴とする半導体装置。In the first main surface of the semiconductor chip, the second adhesive material is disposed outside an outer edge of the sensor unit. 請求項１７において、In claim 17,
前記チップ搭載部の下面が前記封止体の下面側から露出していることを特徴とする半導体装置。A semiconductor device, wherein a lower surface of the chip mounting portion is exposed from a lower surface side of the sealing body.
JP2008332637A 2008-12-26 2008-12-26 Semiconductor device manufacturing method and semiconductor device Active JP5378781B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008332637A JP5378781B2 (en) 2008-12-26 2008-12-26 Semiconductor device manufacturing method and semiconductor device
US12/647,444 US8193024B2 (en) 2008-12-26 2009-12-26 Manufacturing method for semiconductor devices and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008332637A JP5378781B2 (en) 2008-12-26 2008-12-26 Semiconductor device manufacturing method and semiconductor device

Publications (2)

Publication Number Publication Date
JP2010153726A JP2010153726A (en) 2010-07-08
JP5378781B2 true JP5378781B2 (en) 2013-12-25

Family

ID=42283883

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008332637A Active JP5378781B2 (en) 2008-12-26 2008-12-26 Semiconductor device manufacturing method and semiconductor device

Country Status (2)

Country Link
US (1) US8193024B2 (en)
JP (1) JP5378781B2 (en)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010206158A (en) * 2009-02-04 2010-09-16 Panasonic Corp Device
JP2012028694A (en) * 2010-07-27 2012-02-09 Panasonic Corp Semiconductor device
JP5333402B2 (en) * 2010-10-06 2013-11-06 三菱電機株式会社 Manufacturing method of semiconductor device
JP5732286B2 (en) * 2011-03-16 2015-06-10 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
SG184786A1 (en) * 2011-04-13 2012-11-29 Asahi Engineering K K Method for manufacturing semiconductor device, resin sealing apparatus, and semiconductor device
JP5960532B2 (en) * 2012-07-25 2016-08-02 株式会社ディスコ Processing method of package substrate
KR101419600B1 (en) 2012-11-20 2014-07-17 앰코 테크놀로지 코리아 주식회사 Package of finger print sensor and fabricating method thereof
JP5777660B2 (en) * 2013-05-17 2015-09-09 アサヒ・エンジニアリング株式会社 Resin molding apparatus and semiconductor device manufacturing method
US20150035130A1 (en) * 2013-07-30 2015-02-05 Texas Instruments Incorporated Integrated Circuit with Stress Isolation
US9490173B2 (en) * 2013-10-30 2016-11-08 Infineon Technologies Ag Method for processing wafer
US9899290B2 (en) * 2016-03-23 2018-02-20 Nxp Usa, Inc. Methods for manufacturing a packaged device with an extended structure for forming an opening in the encapsulant
JP6561940B2 (en) 2016-08-12 2019-08-21 株式会社デンソー Semiconductor sensor and manufacturing method thereof
CN107887285A (en) * 2016-09-30 2018-04-06 中芯国际集成电路制造(北京)有限公司 Welding pad structure and its manufacture method and imaging sensor
EP3396329A1 (en) * 2017-04-28 2018-10-31 Sensirion AG Sensor package
CN107230684B (en) * 2017-06-28 2019-07-30 华进半导体封装先导技术研发中心有限公司 The encapsulating structure and its manufacturing method of wafer scale image sensing chip
JP6658808B2 (en) 2017-12-25 2020-03-04 日亜化学工業株式会社 Light emitting device and method of manufacturing light emitting device
US20190206752A1 (en) * 2017-12-29 2019-07-04 Texas Instruments Incorporated Integrated circuit packages with cavities and methods of manufacturing the same
CN108134898B (en) * 2018-01-30 2020-04-10 维沃移动通信有限公司 Camera module, assembling method of camera module and mobile terminal
KR102032376B1 (en) * 2018-05-02 2019-10-16 해성디에스 주식회사 Sensor Package and Sensor Package Module including the same
US10418294B1 (en) 2018-05-15 2019-09-17 Texas Instruments Incorporated Semiconductor device package with a cap to selectively exclude contact with mold compound
US11302611B2 (en) * 2018-11-28 2022-04-12 Texas Instruments Incorporated Semiconductor package with top circuit and an IC with a gap over the IC
CN109755168B (en) * 2019-01-04 2020-12-25 西安微电子技术研究所 Local plating-resisting method for surface of three-dimensional stacked resin encapsulated circuit module
JP2020153853A (en) * 2019-03-20 2020-09-24 Koa株式会社 Sulfuration detection sensor and method for mounting the same
US11437292B2 (en) * 2019-10-11 2022-09-06 Advanced Semiconductor Engineering, Inc. Semiconductor package device and method of manufacturing the same
KR20220047030A (en) * 2020-10-08 2022-04-15 삼성전자주식회사 Image sensor package and method for fabricating the same
CN113451236B (en) * 2021-06-29 2022-07-12 华进半导体封装先导技术研发中心有限公司 Method for constructing sensing chip packaging structure

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0469958A (en) * 1990-07-10 1992-03-05 Mitsubishi Electric Corp Semiconductor device
JP2639232B2 (en) 1991-03-25 1997-08-06 三菱電機株式会社 Hollow resin-sealed semiconductor pressure sensor
JP2844316B2 (en) * 1994-10-28 1999-01-06 株式会社日立製作所 Semiconductor device and its mounting structure
JPH0964244A (en) * 1995-08-17 1997-03-07 Hitachi Ltd Semiconductor device and its manufacture
JP3882592B2 (en) * 2001-11-26 2007-02-21 松下電工株式会社 Semiconductor ion sensor and manufacturing method thereof
JP2003154551A (en) 2001-11-26 2003-05-27 Sony Corp Mold device for semiconductor device, and manufacturing method therefor
JP4606063B2 (en) * 2004-05-14 2011-01-05 パナソニック株式会社 Optical device and manufacturing method thereof
US20090053850A1 (en) * 2005-03-25 2009-02-26 Fujifilm Corporation Method of manufacturing solid state imaging device
JP5095113B2 (en) * 2005-03-25 2012-12-12 富士フイルム株式会社 Solid-state imaging device manufacturing method and solid-state imaging device
WO2006101270A1 (en) * 2005-03-25 2006-09-28 Fujifilm Corporation Solid state imaging device and manufacturing method thereof
US8058101B2 (en) * 2005-12-23 2011-11-15 Tessera, Inc. Microelectronic packages and methods therefor
WO2008065896A1 (en) * 2006-11-28 2008-06-05 Kyushu Institute Of Technology Method for manufacturing semiconductor device having dual-face electrode structure and semiconductor device manufactured by the method
JP2009239106A (en) * 2008-03-27 2009-10-15 Sony Corp Semiconductor device and method of producing the same
JP2010098117A (en) * 2008-10-16 2010-04-30 Nec Electronics Corp Electronic device and method of manufacturing the same

Also Published As

Publication number Publication date
JP2010153726A (en) 2010-07-08
US20100164082A1 (en) 2010-07-01
US8193024B2 (en) 2012-06-05

Similar Documents

Publication Publication Date Title
JP5378781B2 (en) Semiconductor device manufacturing method and semiconductor device
KR100220154B1 (en) Method manufacture of semiconductor package
US6661089B2 (en) Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same
JP4705784B2 (en) Manufacturing method of image sensor device
US7838899B2 (en) Integrated circuit package system with image sensor system
US8314493B2 (en) Method for manufacturing a package-on-package type semiconductor device
JP5095113B2 (en) Solid-state imaging device manufacturing method and solid-state imaging device
US20070184583A1 (en) Method for fabricating semiconductor package
JP2008219854A (en) Optical device, optical device wafer, method for manufacturing them, and camera module and endoscope module equipped with optical device
JP2013004534A (en) Semiconductor package
KR20030067562A (en) A method of manufacturing a semiconductor device
JP2003332542A (en) Semiconductor device and method of manufacturing the same
TWI575622B (en) :verfahren zur herstellung von halbleiter-bauelementen und entspreschendes halbleiter-bauelement:process to produce semiconductor components and corresponding semiconductor component
JP2009188191A (en) Semiconductor device and manufacturing method thereof
JP5214356B2 (en) Manufacturing method of semiconductor device
JP2010165777A (en) Semiconductor device and method of manufacturing the same
CN1172369C (en) Semiconductor package with heat radiator
JP5286303B2 (en) Manufacturing method of semiconductor device
JP5420737B2 (en) Manufacturing method of semiconductor device
CN101494210A (en) Conductor frame and encapsulation structure
KR100820913B1 (en) Semiconductor package, method of fabricating the same and semiconductor package module for image sensor
KR100455698B1 (en) chip size package and its manufacturing method
CN107994039B (en) Wafer level packaging method of CMOS image sensor
JPH11274360A (en) Semiconductor device and its manufacture
JP2001358287A (en) Semiconductor device

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100528

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20111031

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130620

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130625

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130813

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130903

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130926

R150 Certificate of patent or registration of utility model

Ref document number: 5378781

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350