GB1357210A - Method of manufacturing semiconductor devices - Google Patents
Method of manufacturing semiconductor devicesInfo
- Publication number
- GB1357210A GB1357210A GB5596071A GB5596071A GB1357210A GB 1357210 A GB1357210 A GB 1357210A GB 5596071 A GB5596071 A GB 5596071A GB 5596071 A GB5596071 A GB 5596071A GB 1357210 A GB1357210 A GB 1357210A
- Authority
- GB
- United Kingdom
- Prior art keywords
- layer
- sio
- doping
- heating
- semiconductor devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 238000004519 manufacturing process Methods 0.000 title 1
- 229910004298 SiO 2 Inorganic materials 0.000 abstract 3
- 238000000151 deposition Methods 0.000 abstract 2
- 238000010438 heat treatment Methods 0.000 abstract 2
- VXEGSRKPIUDPQT-UHFFFAOYSA-N 4-[4-(4-methoxyphenyl)piperazin-1-yl]aniline Chemical compound C1=CC(OC)=CC=C1N1CCN(C=2C=CC(N)=CC=2)CC1 VXEGSRKPIUDPQT-UHFFFAOYSA-N 0.000 abstract 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 abstract 1
- VSCWAEJMTAWNJL-UHFFFAOYSA-K aluminium trichloride Chemical compound Cl[Al](Cl)Cl VSCWAEJMTAWNJL-UHFFFAOYSA-K 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 238000009792 diffusion process Methods 0.000 abstract 1
- 229910052751 metal Inorganic materials 0.000 abstract 1
- 239000002184 metal Substances 0.000 abstract 1
- 230000001590 oxidative effect Effects 0.000 abstract 1
- 229910000077 silane Inorganic materials 0.000 abstract 1
- 239000005049 silicon tetrachloride Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
- H01L21/02145—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing aluminium, e.g. AlSiOx
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
1357210 Semi-conductor devices STANDARD TELEPHONES & CABLES Ltd 2 Dec 1971 55960/71 Heading H1K Formation of an inversion layer in a P-type semi-conductor body 1 beneath a SiO 2 layer 8 underlying a metal track 10 interconnecting two N channel enhancement mode MOSFETs 2, 3 is prevented by doping the layer 8 with a Group II or Group III element such as A1 or Be at least at the interface 9 between the layer 8 and the body 1. In the embodiment a diffused crossunder 11 is provided to interconnect other circuit components. The doping of the layer 8 may be achieved by successively depositing a layer of A1 and a layer of SiO 2 and then heating to cause diffusion, or by simultaneously depositing A1 and SiO 2 from an oxidizing atmosphere containing aluminium trichloride and silane or silicon tetrachloride and then heating.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB5596071A GB1357210A (en) | 1971-12-02 | 1971-12-02 | Method of manufacturing semiconductor devices |
DE2257216A DE2257216A1 (en) | 1971-12-02 | 1972-11-22 | SEMICONDUCTOR COMPONENT WITH A LAYER OF SILICON DIOXYDE |
FR7242338A FR2162039B1 (en) | 1971-12-02 | 1972-11-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB5596071A GB1357210A (en) | 1971-12-02 | 1971-12-02 | Method of manufacturing semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1357210A true GB1357210A (en) | 1974-06-19 |
Family
ID=10475341
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB5596071A Expired GB1357210A (en) | 1971-12-02 | 1971-12-02 | Method of manufacturing semiconductor devices |
Country Status (3)
Country | Link |
---|---|
DE (1) | DE2257216A1 (en) |
FR (1) | FR2162039B1 (en) |
GB (1) | GB1357210A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4048350A (en) * | 1975-09-19 | 1977-09-13 | International Business Machines Corporation | Semiconductor device having reduced surface leakage and methods of manufacture |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3360695A (en) * | 1965-08-02 | 1967-12-26 | Sprague Electric Co | Induced region semiconductor device |
US3607469A (en) * | 1969-03-27 | 1971-09-21 | Nat Semiconductor Corp | Method of obtaining low concentration impurity predeposition on a semiconductive wafer |
-
1971
- 1971-12-02 GB GB5596071A patent/GB1357210A/en not_active Expired
-
1972
- 1972-11-22 DE DE2257216A patent/DE2257216A1/en active Pending
- 1972-11-29 FR FR7242338A patent/FR2162039B1/fr not_active Expired
Also Published As
Publication number | Publication date |
---|---|
FR2162039A1 (en) | 1973-07-13 |
FR2162039B1 (en) | 1976-04-23 |
DE2257216A1 (en) | 1973-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1451096A (en) | Semiconductor devices | |
US3456169A (en) | Integrated circuits using heavily doped surface region to prevent channels and methods for making | |
GB1317014A (en) | Contact system for semiconductor devices | |
GB1436784A (en) | Method of making a semiconductor device | |
GB1160058A (en) | Method for Establishing During Manufacture Regions having Different Carrier Lifetimes in a Semiconductor Body | |
GB1357210A (en) | Method of manufacturing semiconductor devices | |
GB1452882A (en) | Zener diode for integrated circuits | |
GB1358715A (en) | Manufacture of semiconductor devices | |
GB1275213A (en) | Improvements in or relating to the manufacture of semiconductor components | |
GB1294504A (en) | Method of making a phosphorus glass passivated transistor | |
GB1264879A (en) | ||
JPS5758338A (en) | Semiconductor integrated device | |
GB1315573A (en) | Formation of openings in insulating layers in mos semiconductor devices | |
GB1221868A (en) | Semiconductor device | |
JPS55107229A (en) | Method of manufacturing semiconductor device | |
JPS56112756A (en) | Manufacture of complementary insulating gate field effect semiconductor device | |
GB1099049A (en) | A method of manufacturing transistors | |
GB1328925A (en) | Doping of silicon crystals | |
JPS5793525A (en) | Manufacture of semiconductor device | |
JPS57192080A (en) | Semiconductor device | |
JPS57210660A (en) | Static ram | |
GB1360770A (en) | N-channel mos transistor | |
JPS56146254A (en) | Manufacture of semiconductor device | |
JPS55145356A (en) | Fabricating method of semiconductor device | |
JPS6418219A (en) | Manufacture of trench-type memory cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed |