CN207504850U - Oversampling type Pipeline SAR-ADC device - Google Patents
Oversampling type Pipeline SAR-ADC device Download PDFInfo
- Publication number
- CN207504850U CN207504850U CN201721633345.6U CN201721633345U CN207504850U CN 207504850 U CN207504850 U CN 207504850U CN 201721633345 U CN201721633345 U CN 201721633345U CN 207504850 U CN207504850 U CN 207504850U
- Authority
- CN
- China
- Prior art keywords
- digital
- digital conversion
- successive approximation
- approximation type
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 80
- 238000005070 sampling Methods 0.000 claims description 30
- 239000003990 capacitor Substances 0.000 claims description 25
- 238000003491 array Methods 0.000 claims description 14
- 230000010354 integration Effects 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 9
- 230000008569 process Effects 0.000 claims description 5
- 230000009467 reduction Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 10
- 230000008901 benefit Effects 0.000 description 4
- BWSIKGOGLDNQBZ-LURJTMIESA-N (2s)-2-(methoxymethyl)pyrrolidin-1-amine Chemical compound COC[C@@H]1CCCN1N BWSIKGOGLDNQBZ-LURJTMIESA-N 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- UGAJKWZVPNVCIO-UHFFFAOYSA-N Terminalin Chemical compound O1C(=O)C(C2=3)=C(C4=C(O)C(O)=C(O)C=C4C(=O)O4)C4=C(O)C=3OC(=O)C3=C2C1=C(O)C(OC1=O)=C3C2=C1C=C(O)C(O)=C2O UGAJKWZVPNVCIO-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007123 defense Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 230000008521 reorganization Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
The utility model discloses an oversampling formula Pipeline SAR-ADC device, including the oversampling switch that connects in order, analog-to-digital conversion system and digit expand a system, wherein, analog-to-digital conversion system includes successive approximation type analog-to-digital conversion module and register, and the quantity of successive approximation type analog-to-digital conversion module is the N piece, and N is greater than or equal to 2 positive integer, and N piece successive approximation type analog-to-digital conversion module connects in order and forms the N rank, and every successive approximation type analog-to-digital conversion module's rank corresponds rather than in all successive approximation type analog-to-digital conversion module input signal's order, and every successive approximation type analog-to-digital conversion module's digital output all is connected with the input of register. The digital bit expansion system comprises a digital bit increasing module and a clock control module, wherein the digital bit increasing module comprises a cascade integral comb filter and a moving average filter connected with the cascade integral comb filter. The utility model discloses use components and parts few, the realization of being convenient for, it is with low costs, can promote output rate and resolution ratio during the application.
Description
Technical Field
The utility model relates to the technical field of integrated circuit, specifically an oversampling formula Pipeline SAR-ADC device.
Background
An analog-to-digital converter (ADC) is a key device for converting an analog signal into a digital signal, and plays a crucial role in the fields of aerospace and defense, automotive applications, software radio, consumer electronics, video monitoring and image acquisition, radar communication, and the like. With the continuous development of modern technology, the requirements of the fields on speed and resolution are continuously increased, and the requirements on the analog-digital converter are higher and higher.
The traditional analog-to-digital converter often adopts a Pipeline-ADC structure and an SAR-ADC structure, wherein the Pipeline-ADC structure has the following defects when being applied: first, the Pipeline-ADC is greatly affected by capacitance mismatch, which results in a great limitation on the Pipeline-ADC resolution; secondly, the Pipeline-ADC needs to be equipped with an error correction module, which increases the power consumption and area of the ADC, and limits its application in the fields of industrial control and the like. The SAR-ADC structure has the following disadvantages when applied: the SAR-ADC adopts a gradual approximation type voltage comparison method, so that the SAR-ADC cannot be applied to a high-speed environment, namely the sampling rate of the SAR-ADC is low.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to solve the low and low problem of sampling rate of resolution ratio that traditional analog to digital converter exists, provide an oversampling formula Pipeline SAR-ADC system, it has the advantage that Pipeline and SAR-ADC structure combine, can promote output rate and resolution ratio.
The utility model provides an above-mentioned problem realize mainly through following technical scheme: an oversampling PipelineSAR-ADC device comprises an oversampling switch, an analog-digital conversion system and a digital bit-expanding system which are sequentially connected, wherein the analog-digital conversion system comprises successive approximation type analog-digital conversion modules and a register, the number of the successive approximation type analog-digital conversion modules is N, N is a positive integer greater than or equal to 2, the N successive approximation type analog-digital conversion modules are sequentially connected to form N orders, the order of each successive approximation type analog-digital conversion module corresponds to the order of signals input in all the successive approximation type analog-digital conversion modules, and the digital output end of each successive approximation type analog-digital conversion module is connected with the input end of the register; the digital bit-expanding system comprises a digital bit increasing module and a clock control module, wherein the digital bit increasing module comprises a cascade integral comb filter and a moving average filter connected with the cascade integral comb filter; wherein,
the over-sampling switch is used for inputting an analog signal, sampling and outputting the analog signal;
the successive approximation type analog-to-digital conversion module is used for converting an analog signal input into the successive approximation type analog-to-digital conversion module into a digital signal and sending the digital signal to the register, wherein the signal input by the first-order successive approximation type analog-to-digital conversion module is a signal output by the oversampling switch;
the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a streamline form for output;
the clock control module is used for providing clock signals for the cascade integration comb filter and the moving average filter;
the cascade integration comb filter is used for receiving a clock signal sent by the clock control module, receiving a digital code output by the register when receiving a trigger start clock signal, then performing integration and frequency reduction, and realizing increment of a digit in an integration process;
and the moving average filter is used for receiving the clock signal sent by the clock control module and removing clock jitter and inherent noise of the digital code output by the cascade integrator comb filter when receiving the trigger starting clock signal so as to realize smooth output.
The utility model discloses during the application, increase module and clock control module by the digital bit and accomplish the output of high accuracy. In particular, the process of accumulating the digital code through a cascaded integrator-comb filter achieves an increase in the number of bits without requiring a large number of storage elements.
Furthermore, the successive approximation type analog-to-digital conversion module comprises two sampling switches, two capacitor arrays, two comparators, a logic control module and an output buffer module, wherein the two sampling switches are connected with the input ends of the two capacitor arrays in a one-to-one correspondence manner, and the output ends of the two capacitor arrays are respectively connected with the non-inverting input end and the inverting input end of the comparator; the output end of the comparator is connected with the input end of the logic control module, the digital control output end of the logic control module is connected with the digital bit control input end of the capacitor array, and the output end of the logic control module is connected with the input end of the output buffer module.
Furthermore, a signal amplifying circuit is arranged on a line between any two adjacent successive approximation type analog-to-digital conversion modules.
Further, the cascaded integrator-comb filter is formed by cascading a plurality of single-stage CIC filters.
Further, the CIC filter comprises an integrator, a decimator and a differentiator, and the integrator, the decimator and the differentiator are connected in sequence.
To sum up, the utility model discloses following beneficial effect has: (1) the utility model has the advantages of simple integral structure, use components and parts few, be convenient for realize, it is with low costs, the utility model discloses a SAR-ADC circuit structure and Pipeline function mode combine together, can effectual improvement ADC's output rate.
(2) The utility model discloses a structure and the digit of total difference formula expand a technique, can reduce noise and the interference of electric capacity mismatch.
(3) The utility model discloses carry out gradual range division during the application, can divide the full-scale range from biggest (first order) to minimum (N level), every level all carries out SAR-ADC's conversion, then constitutes Pipeline (assembly line) form reorganization output for the great promotion of resolution ratio of final output.
(4) The utility model discloses not receive the influence of mains voltage change when promoting resolution ratio, finally realize the output of high resolution ratio, high linearity, and then be favorable to the utility model discloses a popularization and application.
(5) The utility model discloses can be applicable to the bit wide of multiple different inputs during the application, make the utility model discloses more facilitate promotion during the application is used.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principles of the invention. In the drawings:
FIG. 1 is a schematic structural diagram of an embodiment of the present invention;
fig. 2 is a block diagram of an analog-to-digital conversion system according to an embodiment of the present invention;
FIG. 3 is a block diagram of a successive approximation analog-to-digital conversion module of FIG. 2;
FIG. 4 is a block diagram of the digital bit expansion system of FIG. 1;
FIG. 5 is a schematic diagram of the structure of the cascaded integrator-comb filter of FIG. 4;
FIG. 6 is a block diagram of a single stage CIC filter;
fig. 7 is a block diagram of an embodiment of the present invention;
fig. 8 is a simulation diagram of an embodiment of the present invention.
Detailed Description
To make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail below with reference to the following examples and drawings, and the exemplary embodiments and descriptions thereof of the present invention are only used for explaining the present invention, and are not intended as limitations of the present invention.
Example 1:
as shown in fig. 1 and fig. 2, an oversampling Pipeline SAR-ADC apparatus includes an oversampling switch, an analog-to-digital conversion system, and a digital bit extension system, which are sequentially connected, where the analog-to-digital conversion system includes successive approximation type analog-to-digital conversion modules and a register, where the number of the successive approximation type analog-to-digital conversion modules is N, N is a positive integer greater than or equal to 2, and the N successive approximation type analog-to-digital conversion modules are sequentially connected to form N stages. In this embodiment, the order of each successive approximation type analog-to-digital conversion module corresponds to the order of signals input in all successive approximation type analog-to-digital conversion modules, and the order of signals input by the N-order successive approximation type analog-to-digital conversion module is as follows: a first order successive approximation type analog-to-digital conversion module, a second order successive approximation type analog-to-digital conversion module, … … and an Nth order successive approximation type analog-to-digital conversion module. In the specific setting of this embodiment, a signal amplifying circuit is disposed on a line between any two adjacent successive approximation type analog-to-digital conversion modules. The oversampling switch of this embodiment is used to input an analog signal and output the analog signal after sampling, and a signal input by the first-order successive approximation type analog-to-digital conversion module is a signal output by the oversampling switch.
The Pipeline SAR-ADC system comprises successive approximation type analog-to-digital conversion modules and a register, wherein the number of the successive approximation type analog-to-digital conversion modules is N, N is a positive integer greater than or equal to 2, the N successive approximation type analog-to-digital conversion modules are sequentially connected to form N orders, the order of each successive approximation type analog-to-digital conversion module corresponds to the order of signals input in all the successive approximation type analog-to-digital conversion modules, and the digital output end of each successive approximation type analog-to-digital conversion module is connected with the input end of the register; the successive approximation type analog-to-digital conversion module is used for converting an analog signal input into the successive approximation type analog-to-digital conversion module into a digital signal and sending the digital signal to the register; and the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a pipeline form for output.
In this embodiment, the digital output end of each successive approximation type analog-to-digital conversion module is connected to the input end of the register, and the successive approximation type analog-to-digital conversion module is configured to convert an analog signal input thereto into a digital signal and send the digital signal to the register; the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a pipeline type for output.
As shown in fig. 4 and 5, the digital bit extension system of the present embodiment includes a digital bit adding module and a clock control module, wherein the digital bit adding module includes a cascaded integrator-comb filter and a moving average filter connected to the cascaded integrator-comb filter. The clocks of both the cascaded integrator-comb filter and the moving average filter of the present embodiment are connected to the clock signal terminal clk of the clock control module, and the clock control module is used for providing clock signals to the cascaded integrator-comb filter and the moving average filter. The cascade integration comb filter of the embodiment is used for receiving a clock signal sent by a clock control module, receiving a digital code output by a register when receiving a trigger start clock signal, then performing integration and frequency reduction, and realizing increment of a digit in an integration process. The moving average filter of the embodiment is used for receiving a clock signal sent by a clock control module, and removing clock jitter and inherent noise of an output signal of the cascaded integrator-comb filter when receiving a trigger start clock signal so as to realize smooth output.
The cascaded integrator-comb filter of the present embodiment is formed by cascading a plurality of single-stage CIC filters, wherein the structure diagram of the single-stage CIC filter is shown in fig. 6. The CIC filter comprises an integrator, a decimator and a differentiator which are connected in sequence.
In this embodiment, the decimation multiple of the single-stage CIC filter is D, and the time domain expression of the integrator is y1(n)＝y1(n-1)+x1(n) the time domain expression of the differentiator is y2(n)＝x2(n)-x2(n-D) wherein x1(n) is the digital code input to the integrator, y1(n) is the digital code, x, of the integrator output2(n) is the digital code input to the differentiator, y2And (n) is the digital code output by the differentiator. The cascade integral comb filter isThe method is to cascade single-stage CIC multistage to finish integration and frequency reduction, and each stage of integration process has increment of corresponding digit, and the increment digit isThe Q-stage CIC filters are connected in series to obtain the expression B of the total output digital quantityout＝Qlog2D+BinWherein Q is the cascade stage number, and Bin is the bit width of the input signal. Therefore, the expansion of the number of bits is realized, and the output frequency is reduced by D times. The moving average filter of the embodiment is mainly used for improving the reliability and the precision of system output, reasonably removing errors caused by circuit inherent noise and clock jitter, ensuring that the data precision is not reduced, improving the resolution and smoothly outputting. The time domain expression of the moving average filter isWhere n is the size of the moving average window, y3And (n) is the digital code output by the moving average filter.
When the embodiment is applied, the input of the cascade integrator-comb filter is b0、……、bmOutput ofThe output terminal of the moving average filter isThe resulting digital bit increase achieved is (1/2+ Qlog)2D) A bit.
When the embodiment is applied, the analog input signal x (t) is sampled into x (z) by the over-sampling mode (the sampling frequency is far greater and the bandwidth of the signal) through the switch OVERSAMP, the x (z) enters the first-order successive approximation type analog-to-digital conversion module, and the analog signal is converted into N through the first-order successive approximation type analog-to-digital conversion module1Bit digital signal D1Store to the register. The residual voltage V output by the first-order successive approximation type analog-to-digital conversion moduleo1Amplified into a voltage V by a signal amplifying circuiti2Voltage ofVi2Converting the analog signal into N by a second-order successive approximation type analog-to-digital conversion module2Bit digital signal D2The residual voltage V is stored in a register and output by a second-order successive approximation type analog-to-digital conversion moduleo2Amplified into a voltage V by a signal amplifying circuiti3. By analogy, the input signal V is input in the last orderiNAfter entering the Nth order successive approximation type analog-to-digital conversion module, the analog signal is converted into NnBit digital signal Dn. And finally, after the N-bit digital output signal x (N) enters a digital bit expansion system, expanding the N-bit digital signal x (N) into (N + M) bits by the digital bit expansion system, and finally outputting an (N + M) -bit digital analog-to-digital conversion digital signal ADC (N).
As shown in fig. 7, the present embodiment employs and implements a 24-bit analog-to-digital converter (24-bit ADC). The analog input signal x (t) is sampled into x (z) by an oversampling switch and enters an analog-digital conversion system, after the analog-digital conversion system converts the x (z) into a 16-bit digital signal, the 16-bit digital signal is promoted to a 24-bit digital signal by a digital bit expansion system, and finally, a 24-bit digital analog-digital conversion digital signal is output. The sampling rate of the 24-bit oversampling type Pipeline SAR-ADC system is 33kHz, the reference voltage is 2.5V, and the input signal changes from 0V to 2.5V. The output result is that the significant digit (ENOB) reaches 16 bits, the Integral Nonlinearity (INL) is less than 0.5LSB, and the Differential Nonlinearity (DNL) is less than 0.5 LSB. Fig. 8 shows a simulation diagram of a 24-bit oversampled Pipeline SAR-ADC system by passing the output digital signal of the 24-bit oversampled Pipeline SAR-ADC system through an ideal DAC and comparing the analog signal output by the DAC with the input analog signal. Wherein the upper line in the coordinate system shown in fig. 8 is the voltage input signal varying from 0V to 2.5V and the lower line is the analog signal into which the circuit converts from the output digital signal. As can be seen from fig. 8, the voltage output signal of the circuit varies linearly and substantially corresponds to the voltage input signal.
Example 2:
the present embodiment is further defined on the basis of embodiment 1 as follows: the successive approximation type analog-to-digital conversion module of the embodiment includes a sampling switch, a capacitor array, a comparator, a logic control module and an output buffer module, wherein the capacitor array is provided with IN, OUT, G, H, L and C1-NThe pin and the logic control module are provided with IN, OUT, CLK and C1(1-N)And C2(1-N)And (7) a pin. In this embodiment, the number of the sampling switches and the number of the capacitor arrays are two, and the two sampling switches are sampling switches SAMP respectively1And a sampling switch SAMP2SAMP switch1And a sampling switch SAMP2Respectively connected with IN input ends of two capacitor arrays IN one-to-one correspondence, and input voltage Vip(t)By sampling switches SAMP1Input, input voltage Vin(t)By sampling switches SAMP2And (4) inputting. And OUT output ends of the two capacitor arrays are respectively connected with a non-inverting input end and an inverting input end of the comparator. The output end of the comparator is connected with the input end of the IN of the logic control module, and the C of the logic control module1(1-N)Digital control output and C of a capacitor array1-NC of digital bit control input end connection and logic control module2(1-N)C of digital control output end and another capacitor array1-NThe digital bit control input end is connected, and the OUT output end of the logic control module is connected with the input end of the output buffer module.
When the embodiment is applied, the reference high voltage V is input into the H ends of the two capacitor arraysrefHThe L ends of the two capacitor arrays are input with a reference low voltage VrefLThe G ends of the two capacitor arrays are input with a ground voltage GND, and the CLK Clock input end of the logic control module is input with a Clock signal. At the sampling phase, the sampling switch SAMP1SAMP (sampling switch)2Closed, differential positive input voltage Vip(t)By sampling switch SAMP1Form Vip(z)Entering a capacitor array, inputting a voltage V at the negative terminalin(t)By sampling switch SAMP2Form Vin(z)Into another capacitor array. Sampling switch SAMP during the comparison phase1SAMP (sampling switch)2Disconnecting, the comparator CMP compares the output voltages V of the two capacitor arrayspAnd VnThereby determining the output logic D of the comparator CMPcmpAnd inputting the data to a logic control module. The logic control module is input to the IN input end of the logic control module according to the output voltage value, and the logic control module is connected with the output end of the output voltage1(1-N)Outputting control signals of corresponding digital positions to a control port C of a capacitor array1-NAnd from C2(1-N)Outputting control signals of corresponding digital positions to a control port C of another capacitor array1-NAnd further eliminating charges stored in the two capacitor arrays corresponding to the digital position, and simultaneously recording corresponding digital data of the digital position. After one comparison procedure is completed, the logic control module eliminates the charges stored in the capacitor array in the same way in successive cycles to complete the output data of all digital positions, and finally outputs the final digital data D in a pipeline (pipeline) formout. The output buffer signal D of the output buffer module can be selectively added according to specific requirementsbout。
The above-mentioned embodiments, further detailed description of the objects, technical solutions and advantages of the present invention, it should be understood that the above description is only the embodiments of the present invention, and is not intended to limit the scope of the present invention, and any modifications, equivalent substitutions, improvements, etc. made within the spirit and principle of the present invention should be included in the scope of the present invention.
Claims (5)
1. An oversampling-type Pipeline SAR-ADC device is characterized by comprising an oversampling switch, an analog-to-digital conversion system and a digital bit expansion system which are sequentially connected, wherein the analog-to-digital conversion system comprises successive approximation type analog-to-digital conversion modules and a register, the number of the successive approximation type analog-to-digital conversion modules is N, N is a positive integer greater than or equal to 2, the N successive approximation type analog-to-digital conversion modules are sequentially connected to form N orders, the order of each successive approximation type analog-to-digital conversion module corresponds to the order of signals input by the successive approximation type analog-to-digital conversion module in all the successive approximation type analog-to-digital conversion modules, and the digital output end of each successive approximation type analog-to-digital conversion module is connected with the input end of the register; the digital bit-expanding system comprises a digital bit increasing module and a clock control module, wherein the digital bit increasing module comprises a cascade integral comb filter and a moving average filter connected with the cascade integral comb filter; wherein,
the over-sampling switch is used for inputting an analog signal, sampling and outputting the analog signal;
the successive approximation type analog-to-digital conversion module is used for converting an analog signal input into the successive approximation type analog-to-digital conversion module into a digital signal and sending the digital signal to the register, wherein the signal input by the first-order successive approximation type analog-to-digital conversion module is a signal output by the oversampling switch;
the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a streamline form for output;
the clock control module is used for providing clock signals for the cascade integration comb filter and the moving average filter;
the cascade integration comb filter is used for receiving a clock signal sent by the clock control module, receiving a digital code output by the register when receiving a trigger start clock signal, then performing integration and frequency reduction, and realizing increment of a digit in an integration process;
and the moving average filter is used for receiving the clock signal sent by the clock control module and removing clock jitter and inherent noise of the digital code output by the cascade integrator comb filter when receiving the trigger starting clock signal so as to realize smooth output.
2. The oversampling type Pipeline SAR-ADC device according to claim 1, wherein the successive approximation type analog-to-digital conversion module comprises two sampling switches, two capacitor arrays, two comparators, a logic control module and an output buffer module, the two sampling switches are connected with the input ends of the two capacitor arrays in a one-to-one correspondence manner, and the output ends of the two capacitor arrays are respectively connected with the non-inverting input end and the inverting input end of the comparators; the output end of the comparator is connected with the input end of the logic control module, the digital control output end of the logic control module is connected with the digital bit control input end of the capacitor array, and the output end of the logic control module is connected with the input end of the output buffer module.
3. The over-sampling Pipeline SAR-ADC device according to claim 1, wherein a signal amplifying circuit is arranged on a line between any two adjacent successive approximation type analog-to-digital conversion modules.
4. An oversampled Pipeline SAR-ADC arrangement according to any of claims 1-3, wherein said cascaded integrator-comb filter is formed by a cascade of a plurality of single-stage CIC filters.
5. The oversampled Pipeline SAR-ADC apparatus of claim 4, wherein said CIC filter comprises an integrator, a decimator, and a differentiator, said integrator, decimator, and differentiator being connected in series.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721633345.6U CN207504850U (en) | 2017-11-29 | 2017-11-29 | Oversampling type Pipeline SAR-ADC device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721633345.6U CN207504850U (en) | 2017-11-29 | 2017-11-29 | Oversampling type Pipeline SAR-ADC device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN207504850U true CN207504850U (en) | 2018-06-15 |
Family
ID=62507584
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201721633345.6U Withdrawn - After Issue CN207504850U (en) | 2017-11-29 | 2017-11-29 | Oversampling type Pipeline SAR-ADC device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN207504850U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107769784A (en) * | 2017-11-29 | 2018-03-06 | 四川知微传感技术有限公司 | Oversampling type Pipeline SAR-ADC system |
-
2017
- 2017-11-29 CN CN201721633345.6U patent/CN207504850U/en not_active Withdrawn - After Issue
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107769784A (en) * | 2017-11-29 | 2018-03-06 | 四川知微传感技术有限公司 | Oversampling type Pipeline SAR-ADC system |
| CN107769784B (en) * | 2017-11-29 | 2023-07-28 | 四川知微传感技术有限公司 | Oversampling type Pipeline SAR-ADC system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107769784B (en) | Oversampling type Pipeline SAR-ADC system | |
| CN109787633B (en) | Sigma delta ADC with chopper stabilization suitable for hybrid ADC structure | |
| US8947285B2 (en) | ADC with noise-shaping SAR | |
| US20180183450A1 (en) | Interleaving successive approximation analog-to-digital converter with noise shaping | |
| CN109889199B (en) | Sigma delta type and SAR type mixed ADC with chopper stabilization | |
| CN111211783B (en) | Double-feedback-loop noise shaping oversampling successive approximation analog-to-digital converter and method | |
| US9900023B1 (en) | Multi-stage delta-sigma pipelined successive approximation register analog-to-digital converter | |
| JP6353267B2 (en) | AD converter and AD conversion method | |
| US7414562B2 (en) | Analog-to-digital conversion using asynchronous current-mode cyclic comparison | |
| JP6514454B2 (en) | Sequential comparison AD converter and sequential comparison AD conversion method | |
| US9219494B2 (en) | Dual mode analog to digital converter | |
| EP3567720B1 (en) | Mismatch and reference common-mode offset insensitive single-ended switched capacitor gain stage | |
| CN1593010A (en) | Incremental-delta analogue-to-digital conversion | |
| CN111711453B (en) | Successive approximation type analog-to-digital converter | |
| Bashir et al. | Analog-to-digital converters: A comparative study and performance analysis | |
| CN111034052B (en) | Method and apparatus for enabling a wide input common mode range in a SAR ADC without additional active circuitry | |
| CN110995268B (en) | Multi-order successive approximation type n bit analog-to-digital converter | |
| US9553602B1 (en) | Methods and systems for analog-to-digital conversion (ADC) using an ultra small capacitor array with full range and sub-range modes | |
| CN207504850U (en) | Oversampling type Pipeline SAR-ADC device | |
| CN112104370B (en) | High-precision analog-to-digital converter conversion speed improving circuit | |
| CN106130556A (en) | A kind of two-step increment analog-digital converter and two-step conversion method | |
| CN107786206B (en) | Pipeline SAR-ADC system | |
| CN104348489A (en) | Feed-forward type trigonometric integral modulator | |
| CN207410329U (en) | Pipeline SAR-ADC device | |
| CN111342842A (en) | Novel high-speed high-precision analog-to-digital converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20180615 Effective date of abandoning: 20230728 |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20180615 Effective date of abandoning: 20230728 |