CN115356538A - Circuit loss measurement apparatus, method and system - Google Patents
Circuit loss measurement apparatus, method and system Download PDFInfo
- Publication number
- CN115356538A CN115356538A CN202210961649.4A CN202210961649A CN115356538A CN 115356538 A CN115356538 A CN 115356538A CN 202210961649 A CN202210961649 A CN 202210961649A CN 115356538 A CN115356538 A CN 115356538A
- Authority
- CN
- China
- Prior art keywords
- filter circuit
- impedance
- loss
- circuit
- transformation module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005259 measurement Methods 0.000 title claims abstract description 65
- 238000000034 method Methods 0.000 title claims abstract description 50
- 230000009466 transformation Effects 0.000 claims abstract description 105
- 238000003860 storage Methods 0.000 claims abstract description 15
- 239000000758 substrate Substances 0.000 claims description 42
- 238000006243 chemical reaction Methods 0.000 claims description 27
- 229910000859 α-Fe Inorganic materials 0.000 claims description 24
- 238000012360 testing method Methods 0.000 claims description 14
- 238000004590 computer program Methods 0.000 claims description 9
- 230000004044 response Effects 0.000 claims description 9
- 238000000691 measurement method Methods 0.000 claims description 4
- 230000001131 transforming effect Effects 0.000 claims 3
- 238000003780 insertion Methods 0.000 abstract description 25
- 230000037431 insertion Effects 0.000 abstract description 25
- 238000011156 evaluation Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 20
- 230000005540 biological transmission Effects 0.000 description 15
- 238000013461 design Methods 0.000 description 12
- 238000004891 communication Methods 0.000 description 9
- 238000005457 optimization Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- 238000001514 detection method Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 230000001629 suppression Effects 0.000 description 3
- 239000011324 bead Substances 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000009776 industrial production Methods 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- 238000012356 Product development Methods 0.000 description 1
- -1 and resistors Substances 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000013473 artificial intelligence Methods 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- TXCGAZHTZHNUAI-UHFFFAOYSA-N clofibric acid Chemical compound OC(=O)C(C)(C)OC1=CC=C(Cl)C=C1 TXCGAZHTZHNUAI-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000010801 machine learning Methods 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000011002 quantification Methods 0.000 description 1
- 238000011158 quantitative evaluation Methods 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000001953 sensory effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/001—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing
- G01R31/002—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing where the device under test is an electronic circuit
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
- G01R31/2836—Fault-finding or characterising
- G01R31/2849—Environmental or reliability testing, e.g. burn-in or validation tests
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Electromagnetism (AREA)
- Environmental & Geological Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Measurement Of Resistance Or Impedance (AREA)
Abstract
The disclosure provides a circuit loss measuring device, method, system, electronic device, storage medium and product, and relates to the technical field of electronic circuits, in particular to circuits. The specific implementation scheme is as follows: the device comprises: the device comprises a vector network analyzer, a filter circuit, a first impedance transformation module and a second impedance transformation module; the output end of the vector network analyzer is connected with the input end of the filter circuit through the first impedance transformation module; the vector network analyzer is used for measuring network scattering parameters of the filter circuit, and the filter circuit is used for suppressing electromagnetic interference; the input end of the vector network analyzer is connected with the output end of the filter circuit through the second impedance transformation module; the first impedance transformation module and the second impedance transformation module are used for adjusting the impedance state and the signal state of the filter circuit. The method and the device can measure collocation selection of different modules to realize measurement and evaluation of interference insertion loss of the wide frequency band.
Description
Technical Field
The present disclosure relates to the field of electronic circuit technology, particularly to the field of circuit technology, and more particularly to a circuit loss measurement apparatus, method, system, electronic device, storage medium, and product.
Background
The electronics industry has rapidly developed in today's society, and the use of large-scale integrated Circuit products represented by Printed Circuit Boards (PCBs) covers various fields of industrial production and daily life.
Electronic products operate in an electromagnetic environment, causing electromagnetic compatibility problems. Therefore, the electromagnetic interference is suppressed based on the filter circuit, and the determination of the loss of the filter circuit is particularly important.
Disclosure of Invention
The present disclosure provides a circuit loss measurement apparatus, method, system, electronic device, storage medium, and product.
According to a first aspect of the present disclosure, there is provided a circuit loss measurement apparatus comprising a vector network analyzer, a filter circuit, the apparatus further comprising:
the output end of the vector network analyzer is connected with the input end of the filter circuit through the first impedance transformation module; the vector network analyzer is used for measuring network scattering parameters of the filter circuit, and the filter circuit is used for suppressing electromagnetic interference; the input end of the vector network analyzer is connected with the output end of the filter circuit through the second impedance transformation module; the first impedance transformation module and the second impedance transformation module are used for adjusting the impedance state of the filter circuit and the state of the signal to be detected.
According to a second aspect of the present disclosure, there is provided a circuit loss measurement method, the method comprising:
determining a first filter circuit required by a target product based on an electromagnetic compatibility standard; setting parameters of a vector network analyzer based on the electromagnetic compatibility standard; adjusting an impedance transformation module to determine the impedance of the input end and the output end of the first filter circuit; and under the state that the impedances are different, controlling the output signal of the vector network analyzer based on the parameters, and measuring the loss of the first filter circuit.
According to a third aspect of the present disclosure, there is provided a circuit loss measurement system, the system comprising:
the determining module is used for determining a first filter circuit required by a target product based on the electromagnetic compatibility standard; the setting module is used for setting parameters of the vector network analyzer based on the electromagnetic compatibility standard; the adjusting module is used for adjusting the impedance transformation module and determining the impedance of the input end and the output end of the first filter circuit; and the measuring module is used for controlling the output signal of the vector network analyzer based on the parameter and measuring the loss of the first filter circuit under the condition that the impedance is different.
According to a fourth aspect of the present disclosure, there is provided an electronic device comprising:
at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the method of the first aspect.
According to a fifth aspect of the present disclosure, there is provided a non-transitory computer readable storage medium having stored thereon computer instructions for causing the computer to perform the method according to the first aspect.
According to a sixth aspect of the present disclosure, there is provided a computer product comprising a computer program which, when executed by a processor, implements the method according to the first aspect.
It should be understood that the statements in this section do not necessarily identify key or critical features of the embodiments of the present disclosure, nor do they limit the scope of the present disclosure. Other features of the present disclosure will become apparent from the following description.
Drawings
The drawings are included to provide a better understanding of the present solution and are not to be construed as limiting the present disclosure. Wherein:
FIG. 1 is a schematic diagram of an application environment of an embodiment of a circuit loss measurement method according to the present disclosure;
fig. 2 shows a schematic diagram of a circuit loss measurement device provided by an embodiment of the present disclosure;
fig. 3 shows that the impedance transformation module ratio provided by the embodiment of the present disclosure is 1:1, converting the unbalanced signal into a balanced signal conversion transmission line transformer circuit model;
fig. 4 shows that the impedance transformation module ratio provided by the embodiment of the present disclosure is 1:4, converting the unbalanced signal into an unbalanced signal conversion transmission line transformer circuit model;
fig. 5 shows that the impedance transformation module ratio provided by the embodiment of the present disclosure is 1:4, converting the unbalanced signal into a balanced signal conversion transmission line transformer circuit model;
fig. 6 shows that the impedance transformation module ratio provided by the embodiment of the present disclosure is 1:4 N The cascaded impedance transformation transmission line transformer circuit model of (1);
FIG. 7 shows a schematic diagram of a PCB substrate provided by an embodiment of the present disclosure;
FIG. 8 shows a schematic diagram of a circuit loss measurement device provided by an embodiment of the present disclosure;
fig. 9 is a schematic flow chart illustrating a circuit loss measuring method provided by an embodiment of the present disclosure;
fig. 10 shows a schematic diagram of an insertion loss test under impedance matching provided by an embodiment of the present disclosure;
fig. 11 shows a schematic diagram of insertion loss testing under impedance mismatch provided by an embodiment of the present disclosure;
FIG. 12 is a schematic diagram illustrating a filter circuit loss measurement flow under a loaded load condition according to an embodiment of the disclosure;
FIG. 13 is a schematic diagram illustrating a filter circuit loss measurement flow under a loaded load condition according to an embodiment of the disclosure;
fig. 14 is a schematic flow chart illustrating a circuit loss measurement optimization method provided by an embodiment of the present disclosure;
fig. 15 is a schematic diagram illustrating a circuit loss measurement system according to an embodiment of the present disclosure;
FIG. 16 shows a schematic block diagram of an example electronic device 1600 that can be used to implement embodiments of the present disclosure.
Detailed Description
Exemplary embodiments of the present disclosure are described below with reference to the accompanying drawings, in which various details of the embodiments of the disclosure are included to assist understanding, and which are to be considered as merely exemplary. Accordingly, those of ordinary skill in the art will recognize that various changes and modifications of the embodiments described herein can be made without departing from the scope and spirit of the disclosure. Also, descriptions of well-known functions and constructions are omitted in the following description for clarity and conciseness.
The electronics industry is rapidly developing in today's society, and the use of large-scale integrated circuit products, represented by PCBs, covers various fields of industrial production and daily life. With the development of the automatic driving and car networking technology in the automobile field and the popularization of the 5G technology in the communication field, electronic products are rapidly developed towards the direction of high intelligence and informatization, so that the integration level and the operation speed of a circuit are doubled, the electronic products inevitably work in increasingly complex electromagnetic environments, and the problem of electromagnetic compatibility is caused. The electromagnetic interference signal is essentially a radio frequency signal that reflects during transmission through the impedance discontinuity medium, thereby resulting in a loss of signal energy.
In order to avoid systematic problems of the electronic system due to electromagnetic compatibility, a targeted electromagnetic compatibility redundancy design needs to be added to the hardware circuit of the electronic product in the design stage. The filter circuit plays an important and irreplaceable role as an important measure for ensuring the electromagnetic compatibility of electronic products. The patent provides a measuring device to integrated circuit filter circuit insertion loss, and the device can realize being in the measurement of insertion loss under no-load and loading state respectively to the filter resistance. The device can effectively measure the suppression capability of the filter circuit to the Electromagnetic Interference (EMI) of the PCB in a quantification way, and has good effect on the selection of the filter circuit device and the improvement of the efficiency of circuit design.
In the related art, for the design of the PCB filter circuit, the original design can be performed based on the applied electronic product, and the originally designed filter circuit is modified and optimized according to the problems during the product test. In the early stage of research and development of electronic products, an EDA simulation tool such as ADS (Advanced Design system) is used for simulating a circuit to obtain a Design scheme of a filter circuit which is more suitable theoretically, and then the obtained filter circuit is optimized in the process of testing the product. For a circuit using Ferrite Bead (Ferrite Bead) as a filter device, the device in the filter circuit may be preliminarily selected through a frequency impedance characteristic curve provided by a supplier.
The filter circuit is designed based on the method, and considering the design efficiency of the filter circuit and the accuracy of quantitative evaluation of the electromagnetic interference suppression capability of the filter circuit, the requirements of faster and faster product development progress and the EMI performance grade of a customer on the product are difficult to meet gradually.
And, for the above-mentioned filter circuit or filter device, under the state that the working current in the filter circuit is not loaded to the filter circuit, estimate the suppression level of the electromagnetic interference of the filter circuit. The characteristic parameters of the filter are slightly different under the states that the filter loads working current and does not load working current, so that the filtering capability of the filter circuit is different when the working current exists or not.
Based on this, the present disclosure proposes a circuit loss measurement device, method and system. It is proposed to perform a loss test on a filter circuit applied to an electronic product before the development of the electronic product. Therefore, a reasonable filter circuit is determined before the development, so that the design efficiency of the filter circuit is improved. In the process of testing the filter circuit, the lossless transmission of radio frequency signals among circuits with different characteristic impedances is realized through the added impedance conversion module, and the energy loss of the signals in the transmission process is reduced, so that the dynamic range of measurement can be improved, and the accuracy of measurement is improved. And the load is further increased, the simulation of the electronic product is realized, and the measurement result of the loss of the filter circuit can be fitted with the real filter effect of the filter circuit in the practical application of the electronic product.
The circuit loss measuring method provided by the application can be applied to the application environment shown in fig. 1. In which a terminal 101 communicates with a server 102 via a network. The terminal 101 may be connected to a circuit loss measurement device to obtain measurement results, and the server 102 is configured to process the obtained measurement results. The terminal 101 may be understood as an upper computer of the present disclosure, and may be, but is not limited to, various personal computers, notebook computers, smart phones, tablet computers, and portable wearable devices, and the server 102 may be implemented by an independent server or a server cluster formed by a plurality of servers.
It should be noted that the terms "first," "second," and the like in the description and claims of the present disclosure and in the above-described drawings are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the disclosure described herein are capable of operation in sequences other than those illustrated or otherwise described herein. The implementations described in the exemplary embodiments below are not intended to represent all implementations consistent with the present disclosure. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the disclosure, as detailed in the appended claims.
The following embodiments will explain the circuit loss measurement device, method, and system provided by the present disclosure with reference to the accompanying drawings.
In an embodiment of the present disclosure, a circuit loss measurement device is provided, which includes a vector network analyzer, a filter circuit, a first impedance transformation module, and a second impedance transformation module.
The vector network analyzer can measure scattering parameters, port impedance and other parameters of a dual-port or multi-port passive network. The scattering parameters of a filter circuit network of two ports (such as Port i and Port j) are measured by a vector network analyzer, so that the scattering parameters of the filter circuit in a frequency range are measured and optimized in a targeted and quantitative mode.
Fig. 2 is a schematic diagram of a circuit loss measurement apparatus provided in an embodiment of the present disclosure, and as shown in fig. 2, an output terminal of a vector network analyzer is connected to an input terminal of a filter circuit through a first impedance transformation module. The vector network analyzer is used for measuring network scattering parameters of the filter circuit, and the filter circuit is used for suppressing electromagnetic interference. The input end of the vector network analyzer is connected with the output end of the filter circuit through the second impedance transformation module.
The first impedance transformation module and the second impedance transformation module are used for adjusting the impedance state and the signal state of the filter circuit.
Under the condition that the input and output ports of the vector network analyzer and the characteristic impedance of the coaxial line used for being connected with the PCB substrate are the same (for example, both are 50 ohms), the impedance mismatching phenomenon occurring when a 50-ohm system is connected with the filter circuit is realized by utilizing the transformation circuits with different impedance conversion ratios based on the first impedance transformation module and the second impedance transformation module.
The impedance conversion module can reduce the energy loss of the radio frequency signal in the transmission process between circuits with different characteristic impedances, so that the dynamic range of measurement can be improved, and the accuracy of measurement is improved.
In the embodiment of the disclosure, the impedance ratio of the input signal and the output signal of the filter circuit is determined through the impedance conversion module, so as to realize different states of the filter circuit. I.e. the impedance transformation module is used to adjust the state of the filter circuit.
It should be noted that the filter circuit in the device is a filter circuit to be tested, and can be independently arranged.
The impedance state comprises an impedance matching state and an impedance mismatching state, and the measured signal state comprises a balanced signal state and an unbalanced signal state; the impedance state is the impedance state of the input signal, the output signal end and the output end of the filter circuit; the signal state is the signal state of the input end and the output end of the filter circuit.
In an embodiment of the present disclosure, the first impedance transformation module and the second impedance transformation module each include a first resistor, a second resistor, a first ferrite core coil, a second ferrite core coil resistor, an inductor, and a power source.
The first resistor, the second resistor, the first ferrite core coil, the second ferrite core coil and the inductor are connected in parallel and/or in series to obtain the transformer circuit.
The voltage transformation circuit is used for converting the states of an input signal and an output signal of the filter circuit and converting the impedance proportion of the impedance of the input end and the impedance of the output end of the filter circuit; the transformation circuit is connected with the power supply in series to obtain the first impedance transformation module and/or the second impedance transformation module. .
In the present disclosure, the impedance transformation module may implement the conversion of the unbalanced signal to the balanced signal, the conversion of the unbalanced signal to the unbalanced signal, and the simultaneous conversion of the filter circuit impedance.
In some embodiments of the present disclosure, fig. 3 shows that the impedance transformation module ratio provided by the embodiments of the present disclosure is 1:1 to a balanced signal conversion transmission line transformer circuit model. As shown in fig. 3, the first resistor, the first ferrite core coil, the second resistor, the second ferrite core coil, and the power supply are connected in series in this order to obtain the first impedance conversion module and/or the second impedance conversion module.
Fig. 4 shows that the impedance transformation module ratio provided by the embodiment of the present disclosure is 1:4 to the unbalanced signal conversion transmission line transformer circuit model. As shown in fig. 4, a first resistor is connected in series with the first ferrite core coil to obtain a first transformer circuit. The first transformation circuit is connected with the second ferrite core coil in parallel to obtain a second transformation circuit. The second transformation circuit is connected with the second resistor in series through a power supply to obtain the first impedance transformation module and/or the second impedance transformation module.
Fig. 5 shows that the impedance transformation module ratio provided by the embodiment of the present disclosure is 1:4 to balanced signal conversion transmission line transformer circuit model. As shown in fig. 5, the first resistor, the second resistor, the first ferrite core coil, and the power source are connected in series. The connection point of the second resistor and the first ferrite core coil is grounded. The connection point of the first resistor and the second resistor is connected with one end of the second inductor, and the other end of the second ferrite core coil is grounded.
In still other embodiments of the present disclosure, several small-scale impedance transformation modules may be cascaded to obtain a large-scale impedance transformation module. The connection part of each level of connection impedance transformation module needs to meet the requirement of impedance matching. Fig. 6 shows an impedance transformation module provided by the embodiment of the disclosureThe ratio is 1:4 N The cascaded impedance transformation transmission line transformer circuit model. As shown in fig. 6, different impedance conversion ratios can be realized by cascading impedance conversion modules in different forms in different orders, and the mutual conversion between balanced signals and unbalanced signals can realize the measurement of the insertion loss of the filter circuit on differential mode interference signals and common mode interference signals.
In the embodiments of the present disclosure, it should be noted that the measurement instrument combination composed of the rf signal source and the EMI receiver can also implement the same function as the vector network analyzer.
In an embodiment of the disclosure, the circuit loss measurement device further comprises a load and a power supply.
Wherein, one end of the load is connected with the output end of the filter circuit; the power supply is connected with the input end of the load, and the other end of the power supply is connected with the output end of the filter circuit.
Of course, the power supply may also be connected to the input of the filter circuit.
In an embodiment of the present disclosure, the circuit loss measurement device further includes a PCB substrate.
In the present disclosure, the filter circuit may be disposed on the PCB substrate.
Fig. 7 is a schematic diagram illustrating a PCB substrate provided by an embodiment of the present disclosure, and as shown in fig. 7, the PCB substrate includes a calibration via, and a corresponding interface includes port1 and port2, and a plurality of different filter circuits. The PCB substrate further comprises an impedance transformation module interface, a load interface, a power loading interface and the like which are used for connecting the filter circuit and the impedance transformation module. An isolation circuit between the loading interface and the radio frequency interface can be designed on the PCB substrate.
Wherein the calibration path is used to determine the loss of the PCB substrate; the impedance conversion module interface is used for connecting the impedance conversion module; the load interface is used for connecting a load; the power loading interface is used for connecting a power supply.
In some embodiments of the present disclosure, the PCB substrate has pads of different packaging forms and can implement circuits of different inductor, resistor and capacitor matching forms, so as to implement the design of the passive filter circuit. The PCB substrate and the impedance conversion module are designed in a separated mode, and loss measurement of the filter circuit in different impedance environments can be achieved by selecting different modules. The PCB substrate is connected with the load through the load interface, and the PCB substrate and the load are also designed in a separated mode, so that loss measurement of the filter circuit under a loading mode aiming at different types of impedance (inductive load, capacitive load, resistive load and the like) can be realized. The power supply realizes power supply to the load through the power loading interface. The isolation circuit can block radio frequency energy and can protect the test equipment from being damaged by power supply voltage.
In the embodiment of the present disclosure, the circuit loss measuring device further includes an upper computer.
The upper computer is connected with the vector network analyzer and is used for controlling the vector network analyzer; the upper computer is also used for recording test data.
The device can provide visual interfaces for controlling, measuring, processing data and displaying results based on an upper computer programmed by LabView software for equipment such as a vector network analyzer, a signal generator or an EMI receiver and the like which comprise serial ports such as GPIB and the like. The upper computer can be installed on a computer meeting configuration requirements, and the computer is connected with the test instrument through a GPIB card and a special wire harness to realize the control of the instrument by the computer.
In an embodiment of the present disclosure, the circuit loss measurement device further includes a coaxial line.
The input end and the output end of the vector network analyzer are connected with the impedance transformation module through a 50 omega shielding coaxial line. In order to ensure that the measurement system has a sufficiently wide dynamic measurement range, it is necessary to ensure that the loss of the radio frequency signal on the transmission path is sufficiently low. The patent specifies that the length of the single coaxial line used does not exceed a specified length (e.g., 1 meter) to ensure that the loss L thereof is less than or equal to 1dB in the frequency range of 0-1000 MHz.
Fig. 8 shows a schematic diagram of a circuit loss measurement apparatus provided in an embodiment of the present disclosure, and as shown in fig. 8, an upper computer is connected to a vector network analyzer through a CPIB interface. The vector network analyzer is connected with the filter circuit through the impedance transformation module. The connecting wire is a 50 ohm coaxial wire. Wherein the radio frequency signal transmitter and the EMI receiver in the dotted line part may replace the vector network analyzer.
The filter circuit is arranged on the PCB substrate, and a power supply and a load can be connected to the PCB substrate, so that the power supply and the load are further connected with the filter circuit.
Fig. 9 shows a schematic flowchart of a circuit loss measurement method provided by an embodiment of the present disclosure, and as shown in fig. 9, the method may include:
in step S910, a first filter circuit required by the target product is determined based on the electromagnetic compatibility standard.
In the embodiment of the disclosure, the electromagnetic compatibility standard of the target product application environment is determined, and the parameters of the vector network analyzer are set through the upper computer based on the electromagnetic compatibility standard.
The parameters may include start-stop frequency (Fstart, fstop), detection bandwidth (IF), detector (Detector), and rf signal output power.
In step S920, parameters of the vector network analyzer are set based on the electromagnetic compatibility standard.
In the embodiment of the present disclosure, based on the electromagnetic compatibility standard, the start-stop frequency may be selected according to the requirement of the electromagnetic compatibility standard, and is generally set to be 100kHz to 1000MHz. The detection bandwidth also needs to be set according to standard requirements, and is generally set to 9/10kHz in the frequency band of 100kHz-30MHz and set to 100/120kHz in the frequency band of 30MHz-1000 MHz. The detection method can be set to both Average Value (AVG) detection and peak value (PK) detection. The radio frequency signal output power is typically no greater than 0dBm.
In step S930, the impedance transformation module is adjusted to determine the impedances of the input and output of the first filter circuit.
In the embodiment of the disclosure, the impedance transformation module can realize impedance matching between the characteristic impedance of the coaxial line and the port impedance of the filter circuit to be tested, and can simultaneously realize measurement of the filtering effect under the condition of serious impedance mismatch of the input/output port of the filter circuit.
In the present disclosure, the impedance of the input terminal and the output terminal of the filter circuit may be adjusted by adjusting the impedance transformation module.
In step S940, the loss of the first filter circuit is measured based on the output signal of the parametric control vector network analyzer in a state where the impedances are different.
In the disclosure, whether a load is loaded or not can also be realized based on the determined power supply of the circuit loss measuring device in the state that the impedance is different, so that the loss of the first filter circuit is measured based on the output signal of the parameter control vector network analyzer.
In some embodiments of the present disclosure, in response to determining that the state is a match state, a loss of the first filter circuit is measured based on the parametric control vector network analyzer output signal.
By the circuit loss measuring method provided by the embodiment of the disclosure, the inherent transmission loss of the measuring system can be greatly reduced by the impedance conversion module 3) and the impedance conversion module designed by using the transmission line transformer circuit model, and the measuring dynamic range of the system is improved.
Fig. 10 shows a schematic diagram of an insertion loss test under impedance matching provided by the embodiment of the present disclosure. As shown in fig. 10, the input/output termination impedance of the filter circuit is 50 Ω (i.e., the input/output impedance ratio is 1:1).
In still other embodiments of the present disclosure, in response to determining that the state is a mismatch state, the loss of the first filter circuit is measured based on the parametric control vector network analyzer output signal.
Fig. 11 shows a schematic diagram of an insertion loss test under impedance mismatch provided by an embodiment of the present disclosure. As shown in fig. 11, the filter circuit is connected under the condition that the terminating impedance is severely mismatched (e.g., the input-output impedance ratio is 1. The filter circuit input and output termination impedance mismatch is used for simulating the influence of uncertain impedance states existing in practical application on the measurement of the insertion loss of the filter circuit. The measured data is more complete.
It should be noted that the above embodiments of the present disclosure may be implemented together or separately.
In the disclosed embodiment, the PCB substrate jinxin may be calibrated, i.e. the loss of the PCB substrate is determined, before testing the filter circuit.
Furthermore, a calibration circuit on the PCB substrate can be obtained, the vector network analyzer is connected with the calibration circuit, the vector network analyzer is controlled to output signals based on the parameters, the calibration circuit is measured, and loss of the PCB substrate is obtained.
In some embodiments of the present disclosure, the power supply may be turned on to determine that the load is in a loaded state; controlling the output signal of the vector network analyzer based on the parameters and measuring the loss of the first filter circuit when the impedance is in a matching state; and when the impedance is in a mismatched state, the loss of the first filter circuit is measured based on the output signal of the parameter control vector network analyzer.
Fig. 12 is a schematic diagram illustrating a filter circuit loss measurement flow under a load condition according to an embodiment of the disclosure. As shown in fig. 12, parameters are set, the PCB substrate is calibrated, the power switch is turned on, and the output Port of the rf signal input side impedance transformation module and the input Port of the output side impedance transformation module are connected to the PCB substrate calibration ports Port1 and Port2.
The system calibration was performed using impedance conversion modules of 50 ohm (Ω)/50 Ω conversion ratios, respectively, and the system insertion loss was measured as L1. The system was calibrated using impedance transformation modules with 50 Ω/0.01 Ω and 100 Ω/50 Ω transformation ratios, and the system insertion loss was measured as L2.
A filter circuit is configured. For example, a proper circuit template is selected on a PCB substrate, and resistors, capacitors and inductors of the same type of the initially designed filter circuit are configured and fixed.
The measurement is performed. And further, operating the upper computer to control the measuring equipment, respectively measuring the filter circuits in the two impedance matching states, and outputting the calculated insertion loss result by the upper computer.
The result L1 'of the insertion loss of the filter circuit is performed using the 50 Ω/50 Ω impedance transformation block, and the result L2' of the insertion loss of the filter circuit is performed using the 50 Ω/0.01 Ω and 100 Ω/50 Ω impedance transformation blocks.
The upper computer performs operation to obtain the insertion loss of the filter circuit: (L1-L1 ') and (L2-L2'); and outputs an amplitude-frequency curve of the insertion loss.
In still other embodiments of the present disclosure, the power supply is disconnected, and the load is determined to be in an unloaded state; when the impedance is in a matching state, controlling the vector network analyzer to output signals based on the parameters, and measuring the loss of the first filter circuit; and when the impedance is in a mismatched state, controlling the output signal of the vector network analyzer based on the parameter, and measuring the loss of the first filter circuit.
Fig. 13 shows a schematic diagram of a filter circuit loss measurement flow under a load condition according to an embodiment of the present disclosure. As shown in fig. 13, parameters are set, the PCB substrate is calibrated, the power switch is turned on, and the output Port of the rf signal input side impedance transformation module and the input Port of the output side impedance transformation module are connected to the PCB substrate calibration ports Port1 and Port2.
The system calibration was performed using impedance transformation modules of 50 ohm (Ω)/50 Ω transformation ratios, respectively, and the system insertion loss was measured as L3. The system was calibrated using impedance transformation modules of 50 Ω/0.01 Ω and 100 Ω/50 Ω transformation ratios, and the system insertion loss was measured as L4.
A filter circuit is configured. For example, a proper circuit template is selected on a PCB substrate, and initially designed resistors, capacitors and inductors with the same type as the filter circuit are configured and fixed
The measurement is performed. And further, operating the upper computer to control the measuring equipment, respectively measuring the filter circuits in the two impedance matching states, and outputting the calculated insertion loss result by the upper computer.
The result L3 'of the insertion loss of the filter circuit is performed using the 50 Ω/50 Ω impedance transformation block, and the result L4' of the insertion loss of the filter circuit is performed using the 50 Ω/0.01 Ω and 100 Ω/50 Ω impedance transformation blocks.
The upper computer performs operation to obtain the insertion loss of the filter circuit: (L3-L3 ') and (L4-L4'); and outputs an amplitude-frequency curve of the insertion loss.
In the embodiment of the present disclosure, the filter circuit may be adjusted based on the measurement result, so as to obtain a filter circuit that meets the requirement.
The method and the device can realize quantitative measurement of the insertion loss of the filter circuit under the loading and unloading conditions, and better simulate the filter state of the filter circuit under the actual working state.
Fig. 14 shows a schematic flowchart of a circuit loss measurement optimization method provided by an embodiment of the present disclosure, and as shown in fig. 14, the method may include:
in step S1410, based on the upper computer, the loss of the first filter circuit and the loss of the PCB substrate are obtained.
In step S1420, the loss of the first filter circuit and the loss of the PCB substrate are calculated, and the loss result of the first filter circuit is determined.
In step S1430, in response to determining that the loss result does not satisfy the preset threshold, the first filter circuit is adjusted based on the loss result until the loss result satisfies the preset threshold, resulting in a second filter circuit.
In step S1440, the second filter circuit is determined to be the filter circuit of the target product.
In the embodiment of the present disclosure, the measurement result, i.e., L1', L2', L3', L4', may be obtained based on the upper computer. And determining the loss result of the filter circuit based on the L1-L1', the L2-L2', the L3-L3', the L4-L4' and the loss of the PCB substrate. And (4) according to the measurement frequency band specified by the standard and the corresponding limit value requirement, combining the measurement result of the insertion loss measurement of the filter circuit designed currently to evaluate the risk.
And under the condition that the measurement result does not meet the preset threshold, adjusting the first filter circuit based on the loss result until the loss result meets the preset threshold to obtain a second filter circuit, thereby obtaining the filter circuit with a reasonable target product.
In this disclosure, the measurement result of the filter circuit each time can be saved, and a designer can grasp the influence of the optimization of the filter circuit on the result each time by comparing the measurement results each time, thereby completing the design more efficiently.
Based on the same principle as the method shown in fig. 9, fig. 15 shows a schematic structural diagram of a circuit loss measurement system provided by the embodiment of the disclosure, and as shown in fig. 15, the circuit loss measurement system 1500 may include:
a determining module 1501, configured to determine, based on an electromagnetic compatibility standard, a first filter circuit required by a target product; a setting module 1502 for setting parameters of the vector network analyzer based on the electromagnetic compatibility standard; an adjusting module 1503, configured to adjust the impedance transformation module and determine impedances of the input terminal and the output terminal of the first filter circuit; a measuring module 1504, configured to control the vector network analyzer to output a signal based on the parameter and measure the loss of the first filter circuit in a state where the impedances are different.
In an embodiment of the disclosure, the measuring module 1504 is configured to, in response to determining that the state is a matching state, control the vector network analyzer output signal based on the parameter, and measure a loss of the first filter circuit; and/or, in response to determining that the state is a mismatch state, controlling the vector network analyzer output signal based on the parameter, measuring a loss of the first filter circuit.
In the embodiment of the present disclosure, the measurement module 1504 is further configured to turn on a power supply and determine that a load is in a loading state; when the impedance is in a matching state, controlling the vector network analyzer to output signals based on the parameters, and measuring the loss of the first filter circuit; and when the impedance is in a mismatched state, controlling the output signal of the vector network analyzer based on the parameter, and measuring the loss of the first filter circuit.
In the embodiment of the present disclosure, the measurement module 1504 is further configured to disconnect a power supply and determine that a load is in an unloaded state; when the impedance is in a matching state, controlling the vector network analyzer to output a signal based on the parameter, and measuring the loss of the first filter circuit; and when the impedance is in a mismatched state, controlling the output signal of the vector network analyzer based on the parameter, and measuring the loss of the first filter circuit.
In the embodiment of the present disclosure, the measurement module 1504 is further configured to obtain a PCB substrate on which the first filter circuit is mounted; acquiring a calibration circuit of the PCB substrate; and controlling the vector network analyzer to output signals based on the parameters, and measuring the calibration circuit to obtain the loss of the PCB substrate.
In the embodiment of the present disclosure, the measurement module 1504 is further configured to obtain, based on an upper computer, a loss of the first filter circuit and a loss of the PCB substrate; calculating the loss of the first filter circuit and the loss of the PCB substrate, and determining the loss result of the first filter circuit; in response to determining that the loss result does not satisfy a preset threshold, adjusting the first filter circuit based on the loss result until the loss result satisfies the preset threshold, obtaining a second filter circuit; and determining the second filter circuit as the filter circuit of the target product.
In the technical scheme of the disclosure, the acquisition, storage, application and the like of the personal information of the related user all accord with the regulations of related laws and regulations, and do not violate the good customs of the public order.
The present disclosure also provides an electronic device, a readable storage medium, and a computer program product according to embodiments of the present disclosure.
FIG. 16 shows a schematic block diagram of an example electronic device 1600 that can be used to implement embodiments of the present disclosure. Electronic devices are intended to represent various forms of digital computers, such as laptops, desktops, workstations, personal digital assistants, servers, blade servers, mainframes, and other appropriate computers. The electronic device may also represent various forms of mobile devices, such as personal digital processing, cellular phones, smart phones, wearable devices, and other similar computing devices. The components shown herein, their connections and relationships, and their functions, are meant to be examples only, and are not intended to limit implementations of the disclosure described and/or claimed herein.
As shown in fig. 16, the apparatus 1600 includes a computing unit 1601, which may perform various appropriate actions and processes according to a computer program stored in a Read Only Memory (ROM) 1602 or a computer program loaded from a storage unit 1608 into a Random Access Memory (RAM) 1603. In the RAM 1603, various programs and data required for the operation of the device 1600 can also be stored. The computing unit 1601, ROM 1602 and RAM 1603 are connected to each other via a bus 1604. An input/output (I/O) interface 1605 is also connected to the bus 1604.
Various components in device 1600 connect to I/O interface 1605, including: an input unit 1606 such as a keyboard, a mouse, and the like; an output unit 1607 such as various types of displays, speakers, and the like; a storage unit 1608, such as a magnetic disk, optical disk, or the like; and a communication unit 1609 such as a network card, a modem, a wireless communication transceiver, etc. A communication unit 1609 allows device 1600 to exchange information/data with other devices via a computer network, such as the internet, and/or various telecommunications networks.
Various implementations of the systems and techniques described here above may be implemented in digital electronic circuitry, integrated circuitry, field Programmable Gate Arrays (FPGAs), application Specific Integrated Circuits (ASICs), application Specific Standard Products (ASSPs), system on a chip (SOCs), load programmable logic devices (CPLDs), computer hardware, firmware, software, and/or combinations thereof. These various embodiments may include: implemented in one or more computer programs that are executable and/or interpretable on a programmable system including at least one programmable processor, which may be special or general purpose, receiving data and instructions from, and transmitting data and instructions to, a storage system, at least one input device, and at least one output device.
Program code for implementing the methods of the present disclosure may be written in any combination of one or more programming languages. These program codes may be provided to a processor or controller of a general purpose computer, special purpose computer, or other programmable data processing apparatus, such that the program codes, when executed by the processor or controller, cause the functions/operations specified in the flowchart and/or block diagram to be performed. The program code may execute entirely on the machine, partly on the machine, as a stand-alone software package partly on the machine and partly on a remote machine or entirely on the remote machine or server.
In the context of this disclosure, a machine-readable medium may be a tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device. The machine-readable medium may be a machine-readable signal medium or a machine-readable storage medium. A machine-readable medium may include, but is not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. More specific examples of a machine-readable storage medium would include an electrical connection based on one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
To provide for interaction with a user, the systems and techniques described here can be implemented on a computer having: a display device (e.g., a CRT (cathode ray tube) or LCD (liquid crystal display) monitor) for displaying information to a user; and a keyboard and a pointing device (e.g., a mouse or a trackball) by which a user can provide input to the computer. Other kinds of devices may also be used to provide for interaction with a user; for example, feedback provided to the user can be any form of sensory feedback (e.g., visual feedback, auditory feedback, or tactile feedback); and input from the user may be received in any form, including acoustic, speech, or tactile input.
The systems and techniques described here can be implemented in a computing system that includes a back-end component (e.g., as a data server), or that includes a middleware component (e.g., an application server), or that includes a front-end component (e.g., a user computer having a graphical user interface or a web browser through which a user can interact with an implementation of the systems and techniques described here), or any combination of such back-end, middleware, or front-end components. The components of the system can be interconnected by any form or medium of digital data communication (e.g., a communication network). Examples of communication networks include: local Area Networks (LANs), wide Area Networks (WANs), and the Internet.
The computer system may include clients and servers. A client and server are generally remote from each other and typically interact through a communication network. The relationship of client and server arises by virtue of computer programs running on the respective computers and having a client-server relationship to each other. The server may be a cloud server, a server of a distributed system, or a server with a combined blockchain.
It should be understood that various forms of the flows shown above may be used, with steps reordered, added, or deleted. For example, the steps described in the present disclosure may be executed in parallel or sequentially or in different orders, and are not limited herein as long as the desired results of the technical solutions disclosed in the present disclosure can be achieved.
The above detailed description should not be construed as limiting the scope of the disclosure. It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and substitutions may be made in accordance with design requirements and other factors. Any modification, equivalent replacement, and improvement made within the spirit and principle of the present disclosure should be included in the scope of protection of the present disclosure.
Claims (20)
1. A circuit loss measurement apparatus, the apparatus comprising: the device comprises a vector network analyzer, a filter circuit, a first impedance transformation module and a second impedance transformation module;
the output end of the vector network analyzer is connected with the input end of the filter circuit through the first impedance transformation module; the vector network analyzer is used for measuring network scattering parameters of the filter circuit, and the filter circuit is used for suppressing electromagnetic interference;
the input end of the vector network analyzer is connected with the output end of the filter circuit through the second impedance transformation module;
the first impedance transformation module and the second impedance transformation module are used for adjusting the impedance state and the signal state of the filter circuit.
2. The apparatus of claim 1, wherein the impedance states comprise an impedance matching state and an impedance mismatch state, the signal-under-test states comprise a balanced signal state and an unbalanced signal state;
the impedance state is the impedance state of the input end and the output end of the filter circuit;
the signal state is the signal state of the input end and the output end of the filter circuit.
3. The apparatus of claim 1 or 2, wherein the first impedance transformation module and the second impedance transformation module each comprise a first resistor, a second resistor, a first ferrite core coil, a second ferrite core coil, and a power supply;
the first resistor, the second resistor, the first ferrite core coil and the second ferrite core coil are connected in parallel and/or in series to obtain a voltage transformation circuit, and the voltage transformation circuit is used for converting the states of an input signal and an output signal of the filter circuit and converting the impedance proportion of an input end and an output end of the filter circuit;
the transformation circuit is connected in series with the power supply to obtain the first impedance transformation module and/or the second impedance transformation module.
4. The apparatus of claim 3, wherein the first impedance transformation module and/or the second impedance transformation module is a module with an impedance transformation ratio of 1:1, an impedance transformation module for transforming the unbalanced signal into a balanced signal;
and the first resistor, the first ferrite core coil, the second resistor, the second ferrite core coil and the power supply are connected in series in sequence to obtain the first impedance transformation module and/or the second impedance transformation module.
5. The apparatus of claim 3, wherein the first impedance transformation module and/or the second impedance transformation module is a module with an impedance transformation ratio of 1: n is an impedance transformation module for transforming the unbalanced signal into an unbalanced signal;
the first resistor is connected with the first ferrite core coil in series to obtain a first voltage transformation circuit;
the first voltage transformation circuit is connected with the second ferrite core coil in parallel to obtain a second voltage transformation circuit;
the second transformation circuit is connected in series with the second resistor through the power supply to obtain the first impedance transformation module and/or the second impedance transformation module.
6. The apparatus of claim 3, wherein the first impedance transformation module and/or the second impedance transformation module is a module with an impedance transformation ratio of 1: n is an impedance transformation module for transforming the unbalanced signal into a balanced signal;
the first resistor, the second resistor, the first ferrite core coil, and a power source are connected in series;
the connection point of the second resistor and the first ferrite core coil is grounded;
and the connection point of the first resistor and the second resistor is connected with one end of the second inductor, and the other end of the second ferrite core coil is grounded.
7. The apparatus of claim 1, wherein the apparatus further comprises:
one end of the load is connected with the output end of the filter circuit;
and the power supply is connected with the input end of the load, and the other end of the power supply is connected with the output end of the filter circuit.
8. The apparatus of claim 1, wherein the apparatus further comprises: a Printed Circuit Board (PCB) substrate;
the filter circuit is arranged on the PCB substrate.
9. The apparatus of claim 5, wherein the PCB substrate comprises a calibration path, an impedance transformation module interface, a load interface, a power loading interface;
the calibration path is used for determining the loss of the PCB substrate;
the impedance conversion module interface is used for connecting an impedance conversion module;
the load interface is used for connecting a load;
the power loading interface is used for connecting a power supply.
10. The apparatus of claim 1, wherein the apparatus further comprises: an upper computer;
the upper computer is connected with the vector network analyzer and is used for controlling the vector network analyzer;
the upper computer is also used for recording test data.
11. A circuit loss measurement method based on the circuit loss measurement device of any one of claims 1-10, the method comprising:
determining a first filter circuit required by a target product based on an electromagnetic compatibility standard;
setting parameters of a vector network analyzer based on the electromagnetic compatibility standard;
adjusting an impedance transformation module to determine the impedance of the input end and the output end of the first filter circuit;
and under the state that the impedance is different, controlling the output signal of the vector network analyzer based on the parameter, and measuring the loss of the first filter circuit.
12. The method of claim 11, wherein said causing the vector network analyzer to measure the loss of the first filter circuit based on the parameter output signal in the state where the impedances are different comprises:
in response to determining that the state is a matched state, controlling the vector network analyzer to output a signal based on the parameter, measuring a loss of the first filter circuit;
and/or
In response to determining that the state is a mismatch state, controlling the vector network analyzer output signal based on the parameter, measuring a loss of the first filter circuit.
13. The method of claim 12, wherein the method further comprises:
switching on a power supply, and determining that a load is in a loading state;
when the impedance is in a matching state, controlling the vector network analyzer to output signals based on the parameters, and measuring the loss of the first filter circuit;
and when the impedance is in a mismatched state, controlling the output signal of the vector network analyzer based on the parameter, and measuring the loss of the first filter circuit.
14. The method of claim 12, wherein the method further comprises:
disconnecting the power supply and determining that the load is in an unloaded state;
when the impedance is in a matching state, controlling the vector network analyzer to output a signal based on the parameter, and measuring the loss of the first filter circuit;
and when the impedance is in a mismatched state, controlling the output signal of the vector network analyzer based on the parameter, and measuring the loss of the first filter circuit.
15. The method of claim 11, wherein prior to said controlling said vector network analyzer output signal based on said parameter to measure a loss of said first filter circuit in a state where said impedances are different, said method further comprises:
acquiring a PCB substrate on which the first filter circuit is mounted;
acquiring a calibration circuit of the PCB substrate;
and controlling the output signal of the vector network analyzer based on the parameters, and measuring the calibration circuit to obtain the loss of the PCB substrate.
16. The method of claim 15, wherein after controlling the vector network analyzer output signal based on the parameter in the different impedance states, measuring a loss of the first filter circuit, the method further comprises:
based on an upper computer, acquiring the loss of the first filter circuit and the loss of the PCB substrate;
calculating the loss of the first filter circuit and the loss of the PCB substrate, and determining the loss result of the first filter circuit;
in response to determining that the loss result does not satisfy a preset threshold, adjusting the first filter circuit based on the loss result until the loss result satisfies the preset threshold, obtaining a second filter circuit;
and determining the second filter circuit as the filter circuit of the target product.
17. A circuit loss measurement system, the system comprising:
the determining module is used for determining a first filter circuit required by a target product based on the electromagnetic compatibility standard;
the setting module is used for setting parameters of the vector network analyzer based on the electromagnetic compatibility standard;
the adjusting module is used for adjusting the impedance transformation module and determining the impedance of the input end and the output end of the first filter circuit;
and the measuring module is used for controlling the output signal of the vector network analyzer based on the parameter and measuring the loss of the first filter circuit under the condition that the impedance is different.
18. An electronic device, comprising:
at least one processor; and
a memory communicatively coupled to the at least one processor; wherein,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the method of any one of claims 11-16.
19. A non-transitory computer readable storage medium having stored thereon computer instructions for causing the computer to perform the method of any one of claims 11-16.
20. A computer product comprising a computer program which, when executed by a processor, implements the method according to any one of claims 11-16.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210961649.4A CN115356538A (en) | 2022-08-11 | 2022-08-11 | Circuit loss measurement apparatus, method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210961649.4A CN115356538A (en) | 2022-08-11 | 2022-08-11 | Circuit loss measurement apparatus, method and system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115356538A true CN115356538A (en) | 2022-11-18 |
Family
ID=84033457
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210961649.4A Pending CN115356538A (en) | 2022-08-11 | 2022-08-11 | Circuit loss measurement apparatus, method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115356538A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117674768A (en) * | 2023-12-08 | 2024-03-08 | 中国航空工业集团公司沈阳飞机设计研究所 | System-level conducted interference filter circuit design method based on black box model |
-
2022
- 2022-08-11 CN CN202210961649.4A patent/CN115356538A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117674768A (en) * | 2023-12-08 | 2024-03-08 | 中国航空工业集团公司沈阳飞机设计研究所 | System-level conducted interference filter circuit design method based on black box model |
| CN117674768B (en) * | 2023-12-08 | 2024-05-31 | 中国航空工业集团公司沈阳飞机设计研究所 | System-level conducted interference filter circuit design method based on black box model |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109709474B (en) | Radio frequency mixed signal integrated circuit test system and test method | |
| CN104569611B (en) | A kind of PCB transmission line insertion loss method of testing and probe unit | |
| CN107992689A (en) | A kind of method and system of impedance matching | |
| CN110646674B (en) | Radio frequency chip pin impedance test method | |
| US11929902B2 (en) | PCIe signal bandwidth determining method, apparatus and device | |
| CN112684253A (en) | Non-contact load impedance test system and working method thereof | |
| CN104378085A (en) | RF impedance matching debugging method | |
| CN104991124A (en) | Characteristic impedance calibration system and test method | |
| CN103048550B (en) | Test system and test data calibration method of S-parameter of surface mount microwave device | |
| CN101542299B (en) | Electronic part high-frequency characteristic error correction method and device | |
| CN115356538A (en) | Circuit loss measurement apparatus, method and system | |
| US20150261900A1 (en) | Circuit element synthesis and optimization | |
| CN116050185B (en) | Electromagnetic interference filter simulation and verification method, device and computer readable medium | |
| CN102437885A (en) | Communication equipment testing device | |
| CN103728502A (en) | Antenna test method and system and wireless terminal | |
| CN103033767A (en) | Test method and test device for central processing unit parameters | |
| CN205176076U (en) | Switching device who connects multiport testing arrangement and multiport device | |
| CN113939091A (en) | Impedance matching design method and device of link electrostatic impedor and printed circuit board | |
| CN117169605B (en) | Measurement equipment and measurement method | |
| CN112448773B (en) | Radio frequency compensator, radio frequency test method and system | |
| US9964573B2 (en) | Method for measuring characteristic impedance of electric transmission line | |
| CN105467163B (en) | A kind of equipment of connection I2C cards and PMBUS interfaces | |
| Preuss et al. | A Study on Low-Cost Calibration Kits for U. FL Connector Systems | |
| CN107796993B (en) | Method, device and equipment for testing antenna with Cable line | |
| CN113219286A (en) | Multi-stage electromagnetic disturbance measurement system, method, equipment and storage medium of electric intelligent equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |