CN111028698A - Array substrate and display device - Google Patents
Array substrate and display device Download PDFInfo
- Publication number
- CN111028698A CN111028698A CN201911316606.5A CN201911316606A CN111028698A CN 111028698 A CN111028698 A CN 111028698A CN 201911316606 A CN201911316606 A CN 201911316606A CN 111028698 A CN111028698 A CN 111028698A
- Authority
- CN
- China
- Prior art keywords
- sub
- pixels
- pixel
- electrically connected
- array substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 53
- 239000003086 colorant Substances 0.000 claims description 18
- 230000000694 effects Effects 0.000 abstract description 22
- 238000010586 diagram Methods 0.000 description 18
- 239000004973 liquid crystal related substance Substances 0.000 description 8
- 230000002349 favourable effect Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
- G09F9/302—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements characterised by the form or geometrical disposition of the individual elements
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
The invention discloses an array substrate and a display device, wherein the distances between the central points of any two adjacent sub-pixels are equal by arranging the positions of the sub-pixels in a first sub-pixel group, so that the whole display uniformity is favorably improved, and the display effect of the display device is improved. In addition, for each second sub-pixel group, all the first color sub-pixels are electrically connected with the same data line, so that the first color sub-pixels electrically connected with the same data line can input more consistent data signals, and the setting number of the first color sub-pixels in the same second sub-pixel group is the largest, so that the uniformity of the whole brightness is favorably improved on the basis of improving the uniformity of the luminous brightness of the first color sub-pixels, and the display effect of the display device is further improved.
Description
Technical Field
The present invention relates to the field of display technologies, and in particular, to an array substrate and a display device.
Background
With the development of the technology, there are many kinds of displays, such as a liquid crystal display and an electroluminescent display, wherein the liquid crystal display is a non-self-luminous device, and a backlight module is required to be arranged, and a backlight source provided by the backlight module is utilized to realize a display function; the electroluminescent display is a self-luminous device, can realize the display function without arranging a backlight module, and has the characteristics of lightness and thinness.
Regardless of the structure of the display, the display generally includes a display panel, the display panel includes a plurality of pixels, each pixel includes a plurality of sub-pixels with different colors, and the arrangement of the sub-pixels has a certain influence on the display effect. Therefore, how to set the arrangement of the sub-pixels to improve the display effect is a technical problem that needs to be solved urgently by those skilled in the art.
Disclosure of Invention
The embodiment of the invention provides an array substrate and a display device, which are used for setting the arrangement mode of sub-pixels, so that the display effect is improved.
In a first aspect, an embodiment of the present invention provides an array substrate, including a display area, where a plurality of pixels and a plurality of data lines are disposed;
the pixel includes sub-pixels of at least three colors, all the sub-pixels are divided into a plurality of first sub-pixel groups, each of the first sub-pixel groups includes: six sub-pixels respectively positioned at six vertexes of a virtual regular hexagon and one sub-pixel positioned at a central point of the virtual regular hexagon, wherein two first sub-pixel groups adjacent in a row direction share one sub-pixel, and two first sub-pixel groups adjacent in a column direction share two sub-pixels;
two adjacent columns of sub-pixels form a second sub-pixel group, each second sub-pixel group is electrically connected with two data lines, and the data lines electrically connected with different second sub-pixel groups are different;
the second sub-pixel group comprises sub-pixels with at least three colors, and the set number of the sub-pixels with the first color in the same second sub-pixel group is the largest;
each of the second sub-pixel groups: all the first color sub-pixels are electrically connected with the same data line, and the sub-pixels of the rest colors are electrically connected with the other data line.
In a second aspect, an embodiment of the present invention provides a display device, including a display panel;
the display panel comprises the array substrate provided by the embodiment of the invention.
The invention has the following beneficial effects:
the array substrate and the display device provided by the embodiment of the invention have the following advantages:
firstly, the arrangement of each sub-pixel position in the first sub-pixel group enables the distances between the central points of any two adjacent sub-pixels to be equal, so that the whole display uniformity is favorably improved, and the display effect of the display device is improved.
Secondly, for each second sub-pixel group, all the first color sub-pixels are electrically connected with the same data line, so that the first color sub-pixels electrically connected with the same data line can input more consistent data signals, and the setting number of the first color sub-pixels in the same second sub-pixel group is the largest, so that the uniformity of the whole brightness is favorably improved on the basis of improving the uniformity of the luminous brightness of the first color sub-pixels, and the display effect of the display device is further improved.
Drawings
Fig. 1 is a schematic structural diagram of an array substrate according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of another array substrate provided in an embodiment of the invention;
fig. 3 is a schematic structural diagram of a selection unit provided in an embodiment of the present invention;
fig. 4 is a schematic structural diagram of another array substrate according to an embodiment of the invention;
fig. 5 is a schematic structural diagram of another array substrate provided in an embodiment of the invention;
FIG. 6 is a schematic diagram illustrating an outer contour shape of a sub-pixel tolerance region according to an embodiment of the present invention;
FIG. 7 is a schematic diagram illustrating an outer contour shape of another sub-pixel tolerance region provided in an embodiment of the present invention;
FIG. 8 is a schematic diagram illustrating an outer contour shape of a sub-pixel tolerance region according to another embodiment of the present invention;
fig. 9 is a schematic structural diagram of a display device according to an embodiment of the present invention;
fig. 10 is a schematic structural diagram of another display device provided in the embodiment of the present invention.
Wherein, A-a display region, B-a non-display region, P-pixel, Px-subpixel, Px2, Px 3-specific subpixel, s1, s 2-data bus, k 1-first control signal line, k 2-second control signal line, X-first region, X1-opening region, X2-tolerance region, n1, n 2-first cell, 10-virtual regular hexagon, 20, 21, 22, 23-second subpixel group, 30-data line, 31a, 31B-first data line, 3232a, 32B-second data line, 40-multiplexer, 41-first selection cell, 42-second selection cell, 50-third subpixel group, 51-third subpixel group, 52-third subpixel group, 60-gate driving circuit, 70-gate line, 80-drive IC, 90, 91, 92-gap, 100-display panel, 101-array substrate, 102-opposite substrate, m-display device.
Detailed Description
Embodiments of an array substrate and a display device according to embodiments of the present invention will be described in detail below with reference to the accompanying drawings. It should be noted that the described embodiments are only a part of the embodiments of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
An embodiment of the present invention provides an array substrate, such as the schematic structural diagram of the array substrate shown in fig. 1, which may include a display area a, where a plurality of pixels P and a plurality of data lines 30 are disposed in the display area a;
the pixel P includes at least three color sub-pixels Px, and all the sub-pixels Px are divided into a plurality of first sub-pixel groups, each of the first sub-pixel groups including: six sub-pixels respectively positioned at six vertexes of the virtual regular hexagon 10 and one sub-pixel positioned at the center point of the virtual regular hexagon 10, wherein two first sub-pixel groups adjacent in the row direction share one sub-pixel, and two first sub-pixel groups adjacent in the column direction share two sub-pixels;
two adjacent columns of sub-pixels form a second sub-pixel group 20, each second sub-pixel group 20 is electrically connected with two data lines 30, and the data lines 30 electrically connected with different second sub-pixel groups 20 are different;
the second sub-pixel group 20 includes sub-pixels of at least three colors, and the set number of the sub-pixels of the first color in the same second sub-pixel group 20 is the largest;
each second sub-pixel group 20: all the first color sub-pixels are electrically connected to the same data line 30, and the sub-pixels of the remaining colors are electrically connected to another data line 30.
For example, as shown in fig. 1, taking the leftmost second sub-pixel group 20 as an example, the second sub-pixel group 20 includes three color sub-pixels, namely a red sub-pixel R, a blue sub-pixel B and a green sub-pixel G, where the number of the green sub-pixels G is the largest; two data lines 30 are provided corresponding to the second sub-pixel group 20, wherein one data line 30 is electrically connected to only the green sub-pixel G, and the other data line 30 is electrically connected to the red sub-pixel R and the blue sub-pixel B, respectively.
In the embodiment of the invention, the distances between the central points of any two adjacent sub-pixels are equal by setting the positions of the sub-pixels in the first sub-pixel group, so that the whole display uniformity is favorably improved, and the display effect of the display device is improved.
In addition, for each second sub-pixel group, all the first color sub-pixels are electrically connected with the same data line, so that the first color sub-pixels electrically connected with the same data line can input more consistent data signals, and the setting number of the first color sub-pixels in the same second sub-pixel group is the largest, so that the uniformity of the whole brightness is favorably improved on the basis of improving the uniformity of the luminous brightness of the first color sub-pixels, and the display effect of the display device is further improved.
It should be noted that, in the embodiment of the present invention, the number of the sub-pixels included in the pixel may be two, three, four, and the like, and may be set according to actual needs, and is not limited herein. In the following, the description will be given taking an example in which a pixel includes three sub-pixels having different colors.
In specific implementation, in the embodiment of the present invention, the array substrate further includes a non-display area, and the non-display area surrounds the display area;
a multiplexer is arranged in the non-display area and comprises a plurality of selection units, each selection unit is electrically connected with N data lines, and N is an integer greater than 1;
in two data lines electrically connected with each second sub-pixel group, the data line electrically connected with the first color sub-pixel is a first data line, the other data line is a second data line, all the selection units are divided into first selection units and second selection units, N adjacent first data lines are electrically connected with the same first selection unit, and N adjacent second data lines are electrically connected with the same second selection unit.
For example, as shown in fig. 2, another structure diagram of an array substrate is shown, in which only a part of the structures of the sub-pixels and the multiplexers are shown, a first selection unit in the non-display region B is denoted by 41, a second selection unit is denoted by 42, and each selection unit is electrically connected to two data lines; taking two second sub-pixel groups marked as 21 and 22 as an example, the first selection unit 41 is electrically connected to the first data line 31a corresponding to the second sub-pixel group 21 and the first data line 31b corresponding to the second sub-pixel group 22, respectively, and the second selection unit 42 is electrically connected to the second data line 32a corresponding to the second sub-pixel group 21 and the second data line 32b corresponding to the second sub-pixel group 22, respectively.
Also, optionally, in the embodiment of the present invention, as shown in fig. 2, a driving IC80 is further disposed in the non-display area B, a signal input terminal of each selection unit is electrically connected to the driving IC80 through a data bus (e.g., s1 and s2), a signal output terminal is electrically connected to a data line (e.g., 31a, 31B, 32a, 32B), and a control terminal is electrically connected to a control signal line (e.g., k1 and k2), and data signals transmitted on a plurality of data lines electrically connected to the same selection unit are transmitted through the same data bus, in other words, data signals transmitted on the same data bus are time-shared and output to each data line under the control of the control signal line.
Therefore, the data signals input by the first color sub-pixels can be more uniform through the arrangement of the first selection unit and the second selection unit, and the arrangement number of the first color sub-pixels in the same second sub-pixel group is the largest, so that the uniformity of the whole brightness is favorably improved on the basis of improving the uniformity of the luminous brightness of the first color sub-pixels, and the display effect of the display device is further improved.
Of course, in an actual situation, the value of N is not limited to that shown in fig. 2, and is only described here by taking the value shown in fig. 2 as an example, and the value of N may be set according to the actual situation, so as to meet the requirements of different application scenarios, and improve the flexibility of design.
Specifically, in the embodiment of the present invention, regardless of the first selection unit or the second selection unit, the specific structural configuration of each selection unit is the same, so as to simplify the structure of the array substrate and reduce the manufacturing difficulty of the array substrate.
When the value of N is 2, as shown in the schematic structural diagram of the selecting unit shown in fig. 3, taking the first selecting unit 41 as an example, the specific structure may include:
a first transistor T1 and a second transistor T2;
the gate of the first transistor T1 is electrically connected to the first control signal line k1, the source is electrically connected to the data bus s1, and the drain is electrically connected to the data line 31;
the gate of the second transistor T2 is electrically connected to the second control signal line k2, the source is electrically connected to the data bus line s1, and the drain is electrically connected to the data line 32.
Specifically, the types of the first transistor T1 and the second transistor T2 may be the same, and correspondingly, the signals input by the first control signal line k1 and the second control signal line k2 are different, so that the first transistor T1 and the second transistor T2 are turned on in a time-sharing manner; of course, the types of the first transistor T1 and the second transistor T2 may be different, and correspondingly, the signals inputted by the first control signal line k1 and the second control signal line k2 may be the same, so that the first transistor T1 and the second transistor T2 are turned on in a time-sharing manner.
For example, as shown in fig. 3, taking the first transistor T1 and the second transistor T2 as both N-type as an example, then:
in a first time period, if the first control signal line k1 inputs a high level signal and the second control signal line k2 inputs a low level signal, the first transistor T1 is turned on, so that the signal on the data bus S1 can be transmitted to the data line 31 through the first transistor T1; while the second transistor T2 is in the off state, the signal on the data bus S1 cannot be transmitted to the data line 32 through the first transistor T1, so during this time period, only the first transistor T1 is turned on and is in the on state, so that the data signal is input on the data line 31.
In a second time period, if the first control signal line k1 inputs a low level signal, the second control signal line k2 inputs a high level signal, and at this time, the first transistor T1 is in an off state, so that the signal on the data bus S1 cannot be transmitted to the data line 31 through the first transistor T1; while the first transistor T1 is turned on, a signal on the data bus S1 can be transmitted to the data line 32 through the first transistor T1, so that only the second transistor T2 is turned on and in a turned-on state during this period, so that a data signal is input on the data line 32.
Therefore, the data signals on the data bus can be output to the corresponding data lines in a time-sharing mode through time-sharing control over the transistors, the function of the multiplexer is achieved, meanwhile, the data signals input by the first color sub-pixels are more uniform, and therefore the display effect is improved.
To explain this point, the number of transistors included in the selection unit is related to the value of N, that is, the number of transistors included in the selection unit is N, and correspondingly, the number of control terminals correspondingly disposed in each selection unit is also N (that is, the number of control signal lines is N), so that each transistor is controlled by each control signal line, and then the data signals on the same data bus are output to each data line in a time-sharing manner, thereby implementing the function of the multiplexer.
In practical implementation, in the embodiment of the present invention, each sub-pixel arranged along the first direction forms a third sub-pixel group, each third sub-pixel group is arranged along the second direction, the first direction is perpendicular to the second direction, and the first direction, the second direction, the row direction, and the column direction are arranged crosswise;
all the third sub-pixel groups are divided into a third sub-pixel group and a third sub-pixel group, the pixels comprise sub-pixels of three colors, the third sub-pixel group only comprises sub-pixels of the first color, and the third sub-pixel group comprises sub-pixels of other colors except the sub-pixels of the first color;
the third subpixel groups and the third subpixel groups are alternately arranged along the second direction.
For example, as shown in fig. 4, the structure of another array substrate is schematically illustrated, in which only a part of the sub-pixels Px are shown, the row direction is denoted by F1, the column direction is denoted by F2, the first direction is denoted by F3, the second direction is denoted by F4, and the four directions are different directions in the same plane.
Wherein the pixel P includes: the pixel comprises a red sub-pixel R, a green sub-pixel G and a blue sub-pixel B, wherein a third sub-pixel group is denoted by 51, a third sub-pixel group is denoted by 52, the third sub-pixel group 51 comprises the red sub-pixel R and the blue sub-pixel B, and the third sub-pixel group 52 only comprises the green sub-pixel G; along the direction F4, the third subpixel groups 51 and the third subpixel groups 52 are alternately arranged.
Therefore, the color sub-pixels are uniformly distributed, and the phenomenon that diagonal stripes (namely stripes along the first direction) appear due to the fact that certain color sub-pixels are concentrated is avoided, the uniformity of display is improved, and the display effect is improved.
Specifically, in the embodiment of the present invention, an included angle between the first direction and the row direction may be 60 °, which is favorable for making the distances between the centers of the sub-pixels equal, and further favorable for improving the display uniformity, thereby improving the display effect.
Certainly, in an actual situation, an included angle between the first direction and the row direction is not limited to 60 °, and may be other angles set according to actual needs, so as to meet the needs of different application scenarios, and improve flexibility of design.
Specifically, in the embodiment of the present invention, the subpixels of the respective colors in the third subpixel group are alternately arranged.
For example, as shown in fig. 4, taking the third subpixel group labeled 51 as an example, the third subpixel group includes two color subpixels, namely a red subpixel R and a blue subpixel B, and the two color subpixels are alternately arranged along the direction F3.
So for each colour subpixel is more dispersed in the third subpixel group, and the setting is more even, and then is favorable to avoiding leading to the twill (the stripe along first direction promptly) to appear because of comparatively concentrating of certain colour subpixel setting in the third subpixel group, improves the homogeneity that shows, thereby improves display effect.
Optionally, in an embodiment of the present invention, the array substrate further includes a non-display area, and the non-display area surrounds the display area;
a grid driving circuit is arranged in the non-display area, a plurality of grid lines are arranged in the display area, and each sub-pixel is electrically connected with at least one grid line;
for any second group of subpixels: the N row of sub-pixels and the N + M row of sub-pixels are electrically connected with different data lines, the grid lines corresponding to the N row of sub-pixels and the grid lines corresponding to the N + M row of sub-pixels are electrically connected with the same grid drive circuit, and the grid lines corresponding to the sub-pixels electrically connected with the same data line are electrically connected with different grid drive circuits;
wherein N and M are both positive integers.
For example, as shown in fig. 5, a schematic structural diagram of another array substrate is shown, in which only a part of the subpixels Px, a part of the gate lines 70, a part of the data lines 30, and a part of the gate driving circuit 60 are shown, wherein 5 rows and 4 columns of the subpixels Px are shown, each row of the subpixels is electrically connected to one gate line 70, and each second subpixel group is electrically connected to two data lines 30.
Referring to fig. 5, each row of sub-pixels shows two sub-pixels, wherein for the second sub-pixel group labeled 23:
the green sub-pixel G in the first row of sub-pixels and the blue sub-pixel B in the third row of sub-pixels are electrically connected with different data lines 30, and the gate line 70 corresponding to the first row of sub-pixels and the gate line 70 corresponding to the third row of sub-pixels are electrically connected with a gate driving circuit V1;
the green sub-pixel G in the second row of sub-pixels and the red sub-pixel R in the fourth row of sub-pixels are electrically connected to different data lines 30, and the gate lines 70 corresponding to the second row of sub-pixels and the gate lines 70 corresponding to the fourth row of sub-pixels are electrically connected to the gate driving circuit V2.
That is, M is 2 in fig. 5, but in an actual situation, M is not limited to be set to 2, and may be set to other values, and may be set according to actual needs to meet the needs of different application scenarios, so as to improve flexibility of design.
Of course, each sub-pixel may be electrically connected to not only one gate line, but also a plurality of (for example, but not limited to two) gate lines, and may be set according to actual needs, so as to meet the needs of different application scenarios, and improve the flexibility of design.
To illustrate, whether each sub-pixel is electrically connected to several gate lines, the following requirements need to be satisfied:
for any second group of subpixels: the N row of sub-pixels and the N + M row of sub-pixels are electrically connected with different data lines, the grid lines corresponding to the N row of sub-pixels and the grid lines corresponding to the N + M row of sub-pixels are electrically connected with the same grid drive circuit, and the grid lines corresponding to the sub-pixels electrically connected with the same data line are electrically connected with different grid drive circuits.
Thus, through the arrangement of the grid lines and the data lines, two sub-pixels can be lightened simultaneously, and the two simultaneously lightened sub-pixels are electrically connected with different data lines, so that display errors can be avoided; in addition, by the arrangement mode, high-frequency display can be realized, so that the definition of a display picture is improved, and the display effect is improved.
In specific implementation, in the embodiment of the present invention, the sub-pixel has a first region, the first region includes an opening region and a tolerance region, the tolerance region surrounds the opening region, and an outer contour shape of the tolerance region is the same as that of the opening region;
the first sub-pixel group includes a plurality of first cells, and the first cells include: two sub-pixels located at two adjacent vertices in the virtual regular hexagon and one sub-pixel located at the center point of the virtual regular hexagon, wherein different first units in the same first sub-pixel group share one sub-pixel located at the center point of the virtual regular hexagon;
the outer contour shapes of the tolerance zones of at least part of the sub-pixels are the same;
for any first unit: wherein a gap exists between the tolerance zones of the two sub-pixels, and the tolerance zone of the other sub-pixel is embedded into the gap.
For example, as shown in fig. 6 to 8, fig. 6 is a schematic diagram of an outer contour shape of a sub-pixel tolerance region, fig. 7 is a schematic diagram of an outer contour shape of another sub-pixel tolerance region, and fig. 8 is a schematic diagram of an outer contour shape of another sub-pixel tolerance region; referring to fig. 6, the first region is denoted by X, and the opening region is denoted by X1, where the region is used by the sub-pixel to emit light, that is, the region where the light-emitting unit is located in the sub-pixel; the tolerance zone is denoted by X2, which can be understood as: the overlapping is caused by the problem of evaporation precision when the light-emitting units of two adjacent sub-pixels are prevented from being manufactured, and then a reserved area is reserved so as to prevent the two adjacent sub-pixels from being influenced by each other, and therefore the display effect is favorably improved.
The size of the area of the tolerance zone may be determined according to the actual deposition accuracy of the light-emitting unit and the manufacturing process conditions, and is not limited herein.
Referring to fig. 6, which shows one first sub-pixel group, n1 and n2 respectively denote two first cells, each of the first cell n1 and the first cell n2 includes three sub-pixels, and the first cell n1 and the first cell n2 share a red sub-pixel R.
With continued reference to fig. 6 and 7, taking the first unit n2 as an example, the first unit includes a green sub-pixel G, a red sub-pixel R, and a blue sub-pixel B, wherein a gap 90 exists between tolerance zones of the green sub-pixel G and the blue sub-pixel B, and at this time, the tolerance zone of the red sub-pixel R is embedded in the gap 90.
Therefore, the gaps among the tolerance areas of the sub-pixels can be fully utilized, so that the area of the opening area of at least part of the sub-pixels is increased, the light-emitting brightness of the sub-pixels is increased, and the display effect is improved.
Optionally, in the embodiment of the present invention, the outer contour shapes of the tolerance zones of the partial sub-pixels are the same;
the shape of the tolerance zone of the first color sub-pixel is different from the shapes of the tolerance zones of the rest color sub-pixels, and the shapes of the tolerance zones of the rest color sub-pixels are the same;
the tolerance region of the first color sub-pixel is embedded into the adjacent gap, or the tolerance regions of the sub-pixels of the remaining colors except the first color sub-pixel are embedded into the adjacent gap.
For example, as shown in fig. 6, taking the first color sub-pixel as a green sub-pixel as an example, the outer contour shape of the tolerance region of the green sub-pixel G is circular, and the outer contour shape of the tolerance region of the red sub-pixel R and the blue sub-pixel B is different from circular, that is, the tolerance regions of the red sub-pixel R and the blue sub-pixel B are embedded into the adjacent gaps 90.
For another example, as shown in fig. 7, taking the first color sub-pixel as a green sub-pixel as an example, the outer contour shapes of the tolerance regions of the red sub-pixel R and the blue sub-pixel B are both circular, and the outer contour shape of the tolerance region of the green sub-pixel G is different from circular, that is, the tolerance region of the green sub-pixel G is embedded into the adjacent gap 90.
In this way, the number of the first color sub-pixels is the largest, so that the uniformity of the brightness of the first color sub-pixels can be improved, the uniformity of the overall brightness is improved, and the display effect is improved.
Specifically, in the embodiment of the present invention, the sub-pixel with the tolerance region embedded in the adjacent gap is a specific sub-pixel, and the tolerance region of the specific sub-pixel is embedded in all adjacent gaps.
For example, as shown in fig. 7, taking the green sub-pixel Px2 at the bottom right corner of the figure as an example, the tolerance zone of the green sub-pixel (i.e., the specific sub-pixel Px2) is embedded into four adjacent gaps.
Therefore, the gaps around can be fully utilized, the opening area of the specific sub-pixel is fully increased, the brightness of the specific sub-pixel is fully improved, and the display effect is improved.
Optionally, in the embodiment of the present invention, the outer contour shapes of the tolerance zones of all the sub-pixels are the same;
the sub-pixels with the tolerance zone embedded into the adjacent gaps are specific sub-pixels, the specific sub-pixels are embedded into the adjacent partial gaps, and the embedded gaps are all positioned on the same side of each specific sub-pixel.
For example, as shown in fig. 8, in this structure, the tolerance regions of all the sub-pixels are embedded into the adjacent gaps, so each sub-pixel can be referred to as a specific sub-pixel, and for each specific sub-pixel, the embedded gap is located at the left side of the specific sub-pixel; taking the specific subpixel Px3 as an example, the tolerance zone is embedded in the gap 91 and the gap 92 on the left side.
Of course, the embedded gap is not limited to the left side, but may also be the right side, or other positions, and is not limited herein, and it is only illustrated in fig. 8 for explanation here, and specifically may be set according to actual needs, so as to meet the needs of different application scenarios, and improve flexibility of design.
Therefore, the opening area of each sub-pixel is improved, the opening area of each sub-pixel is more consistent, the light emitting brightness of each sub-pixel is more consistent, the uniformity of integral display is improved, and the display effect is improved.
It should be noted that, for the non-specific sub-pixels, the shape of the outer contour of the tolerance zone is not limited to a circular shape, and may be other shapes, and accordingly, the shape of the outer contour of the tolerance zone of a specific sub-pixel is different from the shapes shown in fig. 6 to 8.
In specific implementation, in an embodiment of the present invention, a pixel includes: a green sub-pixel, a red sub-pixel, and a blue sub-pixel;
the first color sub-pixel is a green sub-pixel.
The reason for this is that:
human eyes are different in sensitivity to different colors, wherein the sensitivity to green is highest, and if the sub-pixels with the set number are set as green sub-pixels, the brightness of the green sub-pixels is more uniform through the setting of the green sub-pixels, so that the brightness uniformity perceived by the human eyes is better, and the watching effect of the human eyes on a display picture is improved.
Specifically, in the embodiment of the present invention, the ratio of the set numbers of the red sub-pixels, the green sub-pixels, and the blue sub-pixels is 1:2: 1. Therefore, the rendered picture is richer, finer and smoother, and better in uniformity, so that the display effect can be improved, and the watching experience of a user is improved.
Based on the same inventive concept, an embodiment of the present invention provides a display device, such as a schematic structural diagram of a display device m shown in fig. 9, which may include a display panel 100;
the display panel 100 includes the array substrate 101 provided in the embodiment of the present invention.
Alternatively, the display panel may be an electroluminescent display panel, as shown in fig. 9, the display panel 100 further includes: and an opposite substrate 102 opposite to the array substrate 101, wherein the opposite substrate may be a package substrate or a touch substrate.
The array substrate is provided with a pixel circuit and a light-emitting unit which are electrically connected, the light-emitting unit comprises an anode, a light-emitting layer and a cathode, the anode is electrically connected with the pixel circuit, positive charges and negative charges are respectively injected into the light-emitting layer by the anode and the cathode, the positive charges and the negative charges are compounded in the light-emitting layer to generate energy, and the energy can excite a light-emitting material in the light-emitting layer to emit light, so that a display function is realized.
Alternatively, the display panel may be a liquid crystal display panel, and the display panel further includes: the liquid crystal display panel comprises an opposite substrate and liquid crystal, wherein the opposite substrate is opposite to the array substrate, the liquid crystal is not shown in the figure, a pixel electrode and a common electrode are arranged in the array substrate, and electric fields formed by the pixel electrode and the common electrode can drive the liquid crystal to deflect, so that a backlight source provided by a backlight module arranged on a non-light-emitting surface of the display panel penetrates through the liquid crystal, and the display function is realized.
In addition, the common electrode may be disposed in the array substrate or the opposite substrate, and may be disposed according to practical situations, which is not limited herein.
In a specific implementation, the display device may be: any product or component with a display function, such as a mobile phone (as shown in fig. 10), a tablet computer, a television, a display, a notebook computer, a digital photo frame, and a navigator. The implementation of the display device can refer to the above embodiments of the array substrate, and repeated descriptions are omitted.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (13)
1. The array substrate is characterized by comprising a display area, wherein a plurality of pixels and a plurality of data lines are arranged in the display area;
the pixel includes sub-pixels of at least three colors, all the sub-pixels are divided into a plurality of first sub-pixel groups, each of the first sub-pixel groups includes: six sub-pixels respectively positioned at six vertexes of a virtual regular hexagon and one sub-pixel positioned at a central point of the virtual regular hexagon, wherein two first sub-pixel groups adjacent in a row direction share one sub-pixel, and two first sub-pixel groups adjacent in a column direction share two sub-pixels;
two adjacent columns of sub-pixels form a second sub-pixel group, each second sub-pixel group is electrically connected with two data lines, and the data lines electrically connected with different second sub-pixel groups are different;
the second sub-pixel group comprises sub-pixels with at least three colors, and the set number of the sub-pixels with the first color in the same second sub-pixel group is the largest;
each of the second sub-pixel groups: all the first color sub-pixels are electrically connected with the same data line, and the sub-pixels of the rest colors are electrically connected with the other data line.
2. The array substrate of claim 1, wherein the array substrate further comprises a non-display area surrounding the display area;
a multiplexer is arranged in the non-display area and comprises a plurality of selection units, each selection unit is electrically connected with N data lines, and N is an integer greater than 1;
in the two data lines electrically connected to each second sub-pixel group, the data line electrically connected to the first color sub-pixel is a first data line, the other data line is a second data line, all the selection units are divided into a first selection unit and a second selection unit, N adjacent first data lines are electrically connected to the same first selection unit, and N adjacent second data lines are electrically connected to the same second selection unit.
3. The array substrate of claim 1, wherein the sub-pixel has a first region including an opening region and a tolerance region, the tolerance region surrounds the opening region, and an outer contour shape of the tolerance region is the same as a shape of the opening region;
the first sub-pixel group includes a plurality of first cells, the first cells including: two of the sub-pixels located at two adjacent vertices in the virtual regular hexagon and one sub-pixel located at the center point of the virtual regular hexagon, different first cells in the same first sub-pixel group sharing one sub-pixel located at the center point of the virtual regular hexagon;
the outer contour shapes of the tolerance zones of at least part of the sub-pixels are the same;
for any of the first units: wherein a gap exists between the tolerance zones of two of the sub-pixels, and the tolerance zone of the other sub-pixel is embedded into the gap.
4. The array substrate of claim 3, wherein the outer contour shapes of the tolerance zones of some of the sub-pixels are the same;
the shape of the tolerance zone of the first color sub-pixel is different from the shapes of the tolerance zones of the rest color sub-pixels, and the shapes of the tolerance zones of the rest color sub-pixels are the same;
the tolerance zone of the first color sub-pixel is embedded into the adjacent gap, or the tolerance zones of the sub-pixels of the rest colors except the first color sub-pixel are embedded into the adjacent gap.
5. The array substrate of claim 4, wherein the sub-pixel having the tolerance zone embedded in the adjacent gap is a specific sub-pixel, and the tolerance zone of the specific sub-pixel is embedded in all the adjacent gaps.
6. The array substrate of claim 3, wherein the outer contour shape of the tolerance zone of all the sub-pixels is the same;
the sub-pixels with the tolerance regions embedded into the adjacent gaps are specific sub-pixels, the specific sub-pixels are embedded into the adjacent partial gaps, and the embedded gaps are located on the same side of each specific sub-pixel.
7. The array substrate of claim 1, wherein each of the sub-pixels arranged along a first direction forms a third sub-pixel group, each of the third sub-pixel groups is arranged along a second direction, the first direction is perpendicular to the second direction, and the first direction, the second direction, the row direction, and the column direction are arranged crosswise;
all of the third sub-pixel groups are divided into a third sub-pixel group and a third subpixel group, the pixels include sub-pixels of three colors, the third subpixel group includes only the first color sub-pixels, and the third subpixel group includes the sub-pixels of the remaining colors except the first color sub-pixels;
the third subpixel groups and the third subpixel groups are alternately arranged along the second direction.
8. The array substrate of claim 7, wherein the first direction is at an angle of 60 ° to the row direction.
9. The array substrate of claim 7, wherein the subpixels of each color in the third subpixel group are alternately arranged.
10. The array substrate of claim 9, wherein the array substrate further comprises a non-display area surrounding the display area;
a grid driving circuit is arranged in the non-display area, a plurality of grid lines are arranged in the display area, and each sub-pixel is electrically connected with at least one grid line;
for any of the second groups of subpixels: the N row of sub-pixels and the N + M row of sub-pixels are electrically connected with different data lines, the N row of sub-pixels are electrically connected with the same grid drive circuit corresponding to the grid lines and the N + M row of sub-pixels corresponding to the grid lines, and each sub-pixel electrically connected with the same data line is electrically connected with different grid drive circuits corresponding to the grid lines;
wherein N and M are both positive integers.
11. The array substrate of any one of claims 1-10, wherein the pixel comprises: a green sub-pixel, a red sub-pixel, and a blue sub-pixel;
the first color sub-pixel is a green sub-pixel.
12. The array substrate of claim 11, wherein a ratio of the number of the red sub-pixels, the green sub-pixels, and the blue sub-pixels is 1:2: 1.
13. A display device, comprising a display panel;
the display panel includes the array substrate according to any one of claims 1 to 12.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911316606.5A CN111028698B (en) | 2019-12-19 | 2019-12-19 | Array substrate and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911316606.5A CN111028698B (en) | 2019-12-19 | 2019-12-19 | Array substrate and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111028698A true CN111028698A (en) | 2020-04-17 |
| CN111028698B CN111028698B (en) | 2021-11-30 |
Family
ID=70209823
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911316606.5A Active CN111028698B (en) | 2019-12-19 | 2019-12-19 | Array substrate and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111028698B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112968047A (en) * | 2021-02-08 | 2021-06-15 | 合肥视涯技术有限公司 | Array substrate, display panel and display device |
| CN114203063A (en) * | 2021-11-30 | 2022-03-18 | 深圳市洲明科技股份有限公司 | Display device |
Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000196899A (en) * | 1998-12-28 | 2000-07-14 | Ricoh Co Ltd | Screening method |
| JP2007017477A (en) * | 2005-07-05 | 2007-01-25 | Seiko Epson Corp | Pixel array structure |
| CN105185248A (en) * | 2015-10-13 | 2015-12-23 | 武汉华星光电技术有限公司 | Pixel structure |
| CN106340251A (en) * | 2016-10-25 | 2017-01-18 | 京东方科技集团股份有限公司 | A Pixel Arrangement Structure, Display Panel, Display Device and Driving Method |
| CN106981501A (en) * | 2017-03-15 | 2017-07-25 | 上海天马有机发光显示技术有限公司 | The preparation method of display pixel arrangement, display panel and display panel |
| CN206564254U (en) * | 2017-03-07 | 2017-10-17 | 京东方科技集团股份有限公司 | A kind of OLED array and display device |
| CN107358900A (en) * | 2017-09-15 | 2017-11-17 | 京东方科技集团股份有限公司 | Test display panel and its driving method and preparation method |
| CN108321178A (en) * | 2018-02-06 | 2018-07-24 | 京东方科技集团股份有限公司 | Dot structure, mask plate and display device |
| CN108962944A (en) * | 2017-09-12 | 2018-12-07 | 武汉华星光电半导体显示技术有限公司 | A kind of OLED display panel and its pixel arrangement structure |
| CN109427855A (en) * | 2017-09-05 | 2019-03-05 | 三星显示有限公司 | The method for showing equipment and manufacture display equipment |
| CN109713027A (en) * | 2019-02-28 | 2019-05-03 | 上海天马有机发光显示技术有限公司 | A kind of pixel arrangement and organic light emitting display panel of organic light emitting display panel |
| CN109904193A (en) * | 2019-01-08 | 2019-06-18 | 昆山国显光电有限公司 | Pixel arrangement structure, display panel and display device |
| CN110137211A (en) * | 2018-02-09 | 2019-08-16 | 京东方科技集团股份有限公司 | A kind of pixel arrangement structure, high-precision metal mask plate and display device |
| CN110137209A (en) * | 2018-02-09 | 2019-08-16 | 京东方科技集团股份有限公司 | A kind of pixel arrangement structure, high-precision metal mask plate and display device |
| CN110277436A (en) * | 2019-06-28 | 2019-09-24 | 云谷（固安）科技有限公司 | Pixel arrangement structure and display panel |
| CN110459574A (en) * | 2019-08-20 | 2019-11-15 | 武汉天马微电子有限公司 | Display panel and display device |
-
2019
- 2019-12-19 CN CN201911316606.5A patent/CN111028698B/en active Active
Patent Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000196899A (en) * | 1998-12-28 | 2000-07-14 | Ricoh Co Ltd | Screening method |
| JP2007017477A (en) * | 2005-07-05 | 2007-01-25 | Seiko Epson Corp | Pixel array structure |
| CN105185248A (en) * | 2015-10-13 | 2015-12-23 | 武汉华星光电技术有限公司 | Pixel structure |
| CN106340251A (en) * | 2016-10-25 | 2017-01-18 | 京东方科技集团股份有限公司 | A Pixel Arrangement Structure, Display Panel, Display Device and Driving Method |
| CN206564254U (en) * | 2017-03-07 | 2017-10-17 | 京东方科技集团股份有限公司 | A kind of OLED array and display device |
| CN106981501A (en) * | 2017-03-15 | 2017-07-25 | 上海天马有机发光显示技术有限公司 | The preparation method of display pixel arrangement, display panel and display panel |
| CN109427855A (en) * | 2017-09-05 | 2019-03-05 | 三星显示有限公司 | The method for showing equipment and manufacture display equipment |
| CN108962944A (en) * | 2017-09-12 | 2018-12-07 | 武汉华星光电半导体显示技术有限公司 | A kind of OLED display panel and its pixel arrangement structure |
| CN107358900A (en) * | 2017-09-15 | 2017-11-17 | 京东方科技集团股份有限公司 | Test display panel and its driving method and preparation method |
| CN108321178A (en) * | 2018-02-06 | 2018-07-24 | 京东方科技集团股份有限公司 | Dot structure, mask plate and display device |
| CN110137211A (en) * | 2018-02-09 | 2019-08-16 | 京东方科技集团股份有限公司 | A kind of pixel arrangement structure, high-precision metal mask plate and display device |
| CN110137209A (en) * | 2018-02-09 | 2019-08-16 | 京东方科技集团股份有限公司 | A kind of pixel arrangement structure, high-precision metal mask plate and display device |
| CN109904193A (en) * | 2019-01-08 | 2019-06-18 | 昆山国显光电有限公司 | Pixel arrangement structure, display panel and display device |
| CN109713027A (en) * | 2019-02-28 | 2019-05-03 | 上海天马有机发光显示技术有限公司 | A kind of pixel arrangement and organic light emitting display panel of organic light emitting display panel |
| CN110277436A (en) * | 2019-06-28 | 2019-09-24 | 云谷（固安）科技有限公司 | Pixel arrangement structure and display panel |
| CN110459574A (en) * | 2019-08-20 | 2019-11-15 | 武汉天马微电子有限公司 | Display panel and display device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112968047A (en) * | 2021-02-08 | 2021-06-15 | 合肥视涯技术有限公司 | Array substrate, display panel and display device |
| CN114203063A (en) * | 2021-11-30 | 2022-03-18 | 深圳市洲明科技股份有限公司 | Display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111028698B (en) | 2021-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110518037B (en) | Display panel and display device | |
| US11424297B2 (en) | Display panel having multiple display regions and display apparatus | |
| CN114994973B (en) | Display substrate and display device | |
| CN110137214B (en) | Display substrate and display device | |
| CN109994503B (en) | Pixel arrangement structure and related device | |
| US11189666B2 (en) | Pixel arrangement structure, display substrate, and display device | |
| CN108646451B (en) | Display panel and display device | |
| US20230157146A1 (en) | Display panel and curved display device | |
| CN110133885B (en) | Pixel arrangement structure, display substrate and display device | |
| US10223954B2 (en) | Array substrate and method for manufacturing the same, and display apparatus | |
| CN107024808B (en) | Display panel | |
| CN110187576B (en) | Display panel and display device | |
| CN104199223A (en) | Array substrate, display panel and display device | |
| CN109298577B (en) | Display panel and display device | |
| CN113257882B (en) | Display substrate and display device | |
| CN111028698B (en) | Array substrate and display device | |
| CN114446260B (en) | Array substrate and display device | |
| CN111948859B (en) | Display substrate and display device | |
| US11942053B2 (en) | Display panel with transistors and sub-pixels, and display device with display panel | |
| CN111755495A (en) | Pixel arrangement structure, high-precision metal mask plate and display panel | |
| CN216561302U (en) | Liquid crystal display module and display device | |
| CN106154624B (en) | A kind of display panel and display device | |
| CN215299256U (en) | Display substrate, display panel and display device | |
| CN111969018B (en) | Pixel structure, display panel and mask plate group | |
| CN109298560B (en) | Display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |