CN105826173A - In-situ etching method for SiC hetero epitaxial growth - Google Patents

In-situ etching method for SiC hetero epitaxial growth Download PDF

Info

Publication number
CN105826173A
CN105826173A CN201510008223.7A CN201510008223A CN105826173A CN 105826173 A CN105826173 A CN 105826173A CN 201510008223 A CN201510008223 A CN 201510008223A CN 105826173 A CN105826173 A CN 105826173A
Authority
CN
China
Prior art keywords
sic substrate
temperature
sic
epitaxial
described processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510008223.7A
Other languages
Chinese (zh)
Inventor
李百泉
邱爱芹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BEIJING HUAJIN CHUANGWEI ELECTRONICS Co Ltd
Original Assignee
BEIJING HUAJIN CHUANGWEI ELECTRONICS Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BEIJING HUAJIN CHUANGWEI ELECTRONICS Co Ltd filed Critical BEIJING HUAJIN CHUANGWEI ELECTRONICS Co Ltd
Priority to CN201510008223.7A priority Critical patent/CN105826173A/en
Publication of CN105826173A publication Critical patent/CN105826173A/en
Pending legal-status Critical Current

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

The invention provides an in-situ etching method for SiC hetero epitaxial growth. The method comprises steps: a processed SiC substrate processed by using ortho-axis 4H or 6H original silicon carbide SiC substrate is subjected to ultrasonic cleaning; an alkaline mixture is used for boiling the processed SiC substrate at a temperature of 85 DEG C for 20 m; an acid mixed solution is used for immersing the processed SiC substrate at a temperature of 85 DEG C for 20 m; an epitaxial furnace is used for carrying out in-situ etching on the processed SiC substrate with a zero deflection angle; at a temperature of 1400 DEG C, inrush of a propane protection gas is carried out to be compared with a pure hydrogen etching condition, and at a temperature of 1500 DEG C, inrush of a silane protection gas is carried out to be compared with a pure hydrogen etching condition; and a well-etched SiC epitaxial layer is taken out from the epitaxial furnace. According to the in-situ etching method for SiC hetero epitaxial growth of the invention, the best substrate surface morphology can be etched, and the SiC hetero epitaxial growth quality is enhanced.

Description

Original position lithographic method for SiC heteroepitaxial growth
Technical field
The present invention relates to technical field of semiconductor, particularly relate to a kind of original position lithographic method for SiC heteroepitaxial growth.
Background technology
Carborundum SiC is as one of the representative of semiconductor material with wide forbidden band, there is energy gap big, breakdown electric field is high, thermal conductivity is big, electronics saturation drift velocity is high, the superior character such as the chemical stability that capability of resistance to radiation is strong and good, become and manufacture a new generation's microelectronic component and the key semiconductor material of circuit after germanium, silicon, GaAs.Other hetero-junctions such as SiC/Si and AlGaN/GaN, are traditional being formed by chemical constituent change, and silicon carbide polytypes hetero-junctions are constant by chemical composition, prepared by crystal formation sudden change.Therefore the polymorphous hetero-junctions of carborundum has the advantage that
1) having insignificant thermally matched and that Lattice Matching: 3C-SiC and 6H-SiC is in (0001) face lattice mismatch less than 0.1%, prepare at substrate, process and in later device technology, the thermal mismatching of the two is less than 0.1%.Compared to other heterojunction devices such as SiC/Si and GaN/AlGaN, silicon carbide polytypes hetero-junctions has more preferable interfacial structure, and its device has more preferable stability and reliability;
2), there is not the mutual Elements Diffusion between hetero-junctions monocrystalline in identical chemical property;
3) 3C/6H-SiC hetero-junctions can reach about 2000cm comparable with AlGaN/GaN2The room temperature mobilities of/Vs and 3*1012cm-2Face electron density.
Feature based on silicon carbide polytypes hetero-junctions, adds carborundum itself and its distinctive character of many types of hetero-junctions so that it is have certain advantage and prospect in great power LED preparation and microwave power device application aspect.
But in SiC substrate, there is various defect, and these defects during carborundum hetero-epitaxy, would generally be inherited, device performance is produced and has a strong impact on.The impact how reducing defect becomes the focus of research at present.
Summary of the invention
It is an object of the invention to the defect for prior art, propose a kind of original position lithographic method for SiC heteroepitaxial growth, to reduce the defect of the outer Yanzhong of SiC.
For achieving the above object, the invention provides a kind of original position lithographic method for SiC heteroepitaxial growth, described method includes:
Step 1, utilizes ultrasonic being carried out by the processing SiC substrate that the original silicon carbide silicon SiC substrate utilizing positive axis 4H or 6H is processed into;
Step 2, utilizes alkalescence intermixture that described processing SiC substrate is boiled at a temperature of 85 degree bath 20 minutes, then uses deionized water rinsing;
Step 3, utilizes acid mixed solution described processing SiC substrate to be soaked 20 minutes at a temperature of 85 degree, then uses deionized water rinsing;
Step 4, utilizes epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etches, and etching temperature is 1400-1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5-30min;
Step 5, is passed through propane protective gas at 1400 DEG C compared with pure hydrogen etching condition, is passed through protected silane gas at 1500 DEG C compared with pure hydrogen etching condition;
Step 6, takes out the SiC epitaxial wafer etched from described epitaxial furnace.
Further, also include after described step 2: utilize concentrated sulphuric acid mixed liquor that described processing SiC substrate is boiled at a temperature of 85 degree bath 20 minutes, then use deionized water rinsing.
Also include after described step 3: utilize the hydrofluoric acid solution of 5% by described processing SiC substrate dipping bath 10 minutes, then with hot deionized water and cold deionized water rinsing.
Further, described step 4 is particularly as follows: utilize epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etch, and etching temperature is 1400 DEG C, 1500 DEG C or 1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5-30min.
Further, described step 4 is particularly as follows: utilize epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etch, and etching temperature is 1400-1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5min, 10min or 15min.
Further, described step 4 is particularly as follows: utilize epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etch, and etching temperature is 1500 DEG C;Pressure is 100mbar;Hydrogen flowing quantity is 82L/min;Etch period is 15min.
Further, also include before described step 6: after described epitaxial furnace temperature is reduced to 700 DEG C, stop being passed through hydrogen, and extracting vacuum is to less than 1 × 10-7mbar;It is passed through, to described epitaxial furnace, the argon that flow is 12-20L/min, makes length have the described processing SiC substrate of silicon carbide epitaxial layers to continue cooling under ar gas environment.
Further, described step 6 specifically includes: slowly the described epitaxial furnace air pressure of raising is to normal pressure, makes described processing SiC substrate naturally cool to room temperature, takes out SiC epitaxial wafer.
The present invention can etch the original position etching technics of optimal substrate surface topography for the original position lithographic method of SiC heteroepitaxial growth, promotes SiC heteroepitaxial growth quality.
Accompanying drawing explanation
Fig. 1 is the present invention flow chart for the original position lithographic method of SiC heteroepitaxial growth.
Detailed description of the invention
Below by drawings and Examples, technical scheme is described in further detail.
Fig. 1 is the present invention flow chart for the original position lithographic method of SiC heteroepitaxial growth, as it can be seen, the method comprise the steps that
Step 1, utilizes ultrasonic being carried out by the processing SiC substrate that the original silicon carbide silicon SiC substrate utilizing positive axis 4H or 6H is processed into;
Step 2, utilizes alkalescence intermixture that processing SiC substrate is boiled at a temperature of 85 degree bath 20 minutes, then uses deionized water rinsing;
Preferably, can also include after this step: utilize concentrated sulphuric acid mixed liquor that processing SiC substrate is boiled at a temperature of 85 degree bath 20 minutes, then use deionized water rinsing.
Step 3, utilizes acid mixed solution processing SiC substrate to be soaked 20 minutes at a temperature of 85 degree, then uses deionized water rinsing;
Preferably, can also include after this step: utilize the hydrofluoric acid solution of 5% will process SiC substrate dipping bath 10 minutes, then with hot deionized water and cold deionized water rinsing.
Step 4, utilizes epitaxial furnace to carry out the processing SiC substrate of zero drift angle in situ and etches, and etching temperature is 1400-1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5-30min;
In the original position etching processing of this step, a kind of preferably utilize epitaxial furnace the processing SiC substrate of zero drift angle to be carried out in situ to etch;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5-30min;Etching temperature is can be 1400 DEG C, 1500 DEG C or 1600 DEG C.
Another kind preferably utilizes epitaxial furnace to carry out the processing SiC substrate of zero drift angle in situ and etches, and etching temperature is 1400-1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5min, 10min or 15min.
Another preferably utilizes epitaxial furnace to carry out the processing SiC substrate of zero drift angle in situ and etches, and etching temperature is 1500 DEG C;Pressure is 100mbar;Hydrogen flowing quantity is 82L/min;Etch period is 15min.
Step 5, is passed through propane protective gas at 1400 DEG C compared with pure hydrogen etching condition, is passed through protected silane gas at 1500 DEG C compared with pure hydrogen etching condition;
Step 6, takes out the SiC epitaxial wafer etched from epitaxial furnace.
Can also include before concrete step 6: after epitaxial furnace temperature is reduced to 700 DEG C, stop being passed through hydrogen, and extracting vacuum is to less than 1 × 10-7mbar;It is passed through, to epitaxial furnace, the argon that flow is 12-20L/min, makes length have the processing SiC substrate of silicon carbide epitaxial layers to continue cooling under ar gas environment.
And step 6 just can be specially slowly raising epitaxial furnace air pressure and, to normal pressure, make processing SiC substrate naturally cool to room temperature, take out SiC epitaxial wafer.
The present invention can etch the original position etching technics of optimal substrate surface topography for the original position lithographic method of SiC heteroepitaxial growth, promotes SiC heteroepitaxial growth quality.
Above-described detailed description of the invention; the purpose of the present invention, technical scheme and beneficial effect are further described; it is it should be understood that; the foregoing is only the detailed description of the invention of the present invention; the protection domain being not intended to limit the present invention; all within the spirit and principles in the present invention, any modification, equivalent substitution and improvement etc. done, should be included within the scope of the present invention.

Claims (7)

1. the original position lithographic method for SiC heteroepitaxial growth, it is characterised in that described method includes:
Step 1, utilizes ultrasonic being carried out by the processing SiC substrate that the original silicon carbide silicon SiC substrate utilizing positive axis 4H or 6H is processed into;
Step 2, utilizes alkalescence intermixture that described processing SiC substrate is boiled at a temperature of 85 degree bath 20 minutes, then uses deionized water rinsing;
Step 3, utilizes acid mixed solution described processing SiC substrate to be soaked 20 minutes at a temperature of 85 degree, then uses deionized water rinsing;
Step 4, utilizes epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etches, and etching temperature is 1400-1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5-30min;
Step 5, is passed through propane protective gas at 1400 DEG C compared with pure hydrogen etching condition, is passed through protected silane gas at 1500 DEG C compared with pure hydrogen etching condition;
Step 6, takes out the SiC epitaxial wafer etched from described epitaxial furnace.
Method the most according to claim 1, it is characterised in that:
Also include after described step 2: utilize concentrated sulphuric acid mixed liquor that described processing SiC substrate is boiled at a temperature of 85 degree bath 20 minutes, then use deionized water rinsing.
Also include after described step 3: utilize the hydrofluoric acid solution of 5% by described processing SiC substrate dipping bath 10 minutes, then with hot deionized water and cold deionized water rinsing.
Method the most according to claim 1, it is characterised in that described step 4 is particularly as follows: utilize epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etch, and etching temperature is 1400 DEG C, 1500 DEG C or 1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5-30min.
Method the most according to claim 1, it is characterised in that described step 4 is particularly as follows: utilize epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etch, and etching temperature is 1400-1600 DEG C;Pressure is 50-200mbar;Hydrogen flowing quantity is 60-200L/min;Etch period is 5min, 10min or 15min.
Method the most according to claim 1, it is characterised in that described step 4 is particularly as follows: utilize epitaxial furnace to carry out the described processing SiC substrate of zero drift angle in situ and etch, and etching temperature is 1500 DEG C;Pressure is 100mbar;Hydrogen flowing quantity is 82L/min;Etch period is 15min.
Method the most according to claim 1, it is characterised in that also include before described step 6: after described epitaxial furnace temperature is reduced to 700 DEG C, stops being passed through hydrogen, and extracting vacuum is to less than 1 × 10-7mbar;It is passed through, to described epitaxial furnace, the argon that flow is 12-20L/min, makes length have the described processing SiC substrate of silicon carbide epitaxial layers to continue cooling under ar gas environment.
Method the most according to claim 6, it is characterised in that described step 6 specifically includes: slowly the described epitaxial furnace air pressure of raising is to normal pressure, makes described processing SiC substrate naturally cool to room temperature, takes out SiC epitaxial wafer.
CN201510008223.7A 2015-01-07 2015-01-07 In-situ etching method for SiC hetero epitaxial growth Pending CN105826173A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510008223.7A CN105826173A (en) 2015-01-07 2015-01-07 In-situ etching method for SiC hetero epitaxial growth

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510008223.7A CN105826173A (en) 2015-01-07 2015-01-07 In-situ etching method for SiC hetero epitaxial growth

Publications (1)

Publication Number Publication Date
CN105826173A true CN105826173A (en) 2016-08-03

Family

ID=56514853

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510008223.7A Pending CN105826173A (en) 2015-01-07 2015-01-07 In-situ etching method for SiC hetero epitaxial growth

Country Status (1)

Country Link
CN (1) CN105826173A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107845567A (en) * 2017-09-25 2018-03-27 重庆文理学院 Graphene double heterojunction and preparation method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050252525A1 (en) * 2004-05-12 2005-11-17 United Microelectronics Corp. Method of cleaning a semiconductor substrate and cleaning recipes
US20060252272A1 (en) * 2003-05-28 2006-11-09 Sakae Koyata Method of processing silicon wafer
JP2007053178A (en) * 2005-08-17 2007-03-01 Sumco Corp Method of manufacturing silicon wafer
CN103474332A (en) * 2013-09-06 2013-12-25 西安电子科技大学 Etching method for promoting Web Growth
CN103489760A (en) * 2013-09-06 2014-01-01 西安电子科技大学 SiC substrate homoepitaxy carbon silicon double-atomic-layer film method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060252272A1 (en) * 2003-05-28 2006-11-09 Sakae Koyata Method of processing silicon wafer
US20050252525A1 (en) * 2004-05-12 2005-11-17 United Microelectronics Corp. Method of cleaning a semiconductor substrate and cleaning recipes
JP2007053178A (en) * 2005-08-17 2007-03-01 Sumco Corp Method of manufacturing silicon wafer
CN103474332A (en) * 2013-09-06 2013-12-25 西安电子科技大学 Etching method for promoting Web Growth
CN103489760A (en) * 2013-09-06 2014-01-01 西安电子科技大学 SiC substrate homoepitaxy carbon silicon double-atomic-layer film method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107845567A (en) * 2017-09-25 2018-03-27 重庆文理学院 Graphene double heterojunction and preparation method thereof

Similar Documents

Publication Publication Date Title
CN108028186B (en) SiC epitaxial wafer, device for producing SiC epitaxial wafer, method for producing SiC epitaxial wafer, and semiconductor device
JP4939777B2 (en) Homoepitaxial growth of SiC on low off-axis SiC wafers
US20090291523A1 (en) Method of Manufacturing High Quality ZnO Monocrystal Film on Silicon(111) Substrate
CN103035496B (en) A kind of growth GaN film on a si substrate and its preparation method and application
CN106711022B (en) A kind of preparation method of growth doped interface clearly silicon carbide epitaxial film
CN103489760A (en) SiC substrate homoepitaxy carbon silicon double-atomic-layer film method
CN103578960B (en) Method for preparing ohmic contact on back of SiC substrate
CN104934318B (en) A kind of preparation method of N-type low defect silicon carbide epitaxial wafer
US20170121850A1 (en) Method for manufacturing silicon carbide semiconductor device and silicon carbide semiconductor device
Zhao et al. Controllable process of nanostructured GaN by maskless inductively coupled plasma (ICP) etching
Tsukimoto et al. Simultaneous formation of p-and n-type ohmic contacts to 4H-SiC using the ternary Ni/Ti/Al system
JP6850845B2 (en) SiC epitaxial wafers and semiconductor devices
CN105869996A (en) Silicon carbide epitaxial growth system and growth method thereof
CN105826173A (en) In-situ etching method for SiC hetero epitaxial growth
CN110079859A (en) A kind of stripping means of SiC base GaN epitaxy piece
CN104576320A (en) In-situ etching method for SiC heteroepitaxial growth
CN104538296A (en) In-situ etching method
Li et al. Research progress in the postprocessing and application of GaN crystal
CN105826165A (en) In-situ etching method
CN103474332B (en) Promote the lithographic method of netted growth Web Growth
CN103489759B (en) SiC substrate grows Web Growth epitaxy method with endoplasmic reticular
CN116247017B (en) Diamond substrate sp3-sp2Preparation method and application of hybrid bond network layer
JP4470333B2 (en) Method for forming oxide film in SiC semiconductor and SiC semiconductor device
CN107180748A (en) A kind of deep hole cleaning method of SiC wafers
Yushin et al. Influence of relative wafer rotation on the electrical properties of the bonded SiC/SiC interface

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20160803

RJ01 Rejection of invention patent application after publication