zynq
Here are 49 public repositories matching this topic...
FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de10-nano)
-
Updated
Jun 14, 2023 - C
Xilinx Virtual Cable Server for Raspberry Pi
-
Updated
Mar 14, 2022 - C
Simple, zero-copy DMA to/from userspace.
-
Updated
Jul 18, 2023 - C
A SoC implementation of a PDP-8/I for the PiDP-8/I console
-
Updated
Apr 7, 2024 - C
Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.
-
Updated
Mar 10, 2021 - C
Real-Time Operating System (RTOS) for Xilinx Zynq-7000 Cortex-A9 (ARMv7-A) multi-core SoCs (ZedBoard, PicoZed, MicroZed and similars) based on the ARINC 653 Part 1 specification
-
Updated
Aug 10, 2023 - C
SideLine is a novel power side-channel vector based on delay-line components widely implemented in high-end SoC.
-
Updated
Mar 25, 2021 - C
HLS SHA-3 Accelerator
-
Updated
Nov 25, 2018 - C
UltraZed Development
-
Updated
Mar 16, 2018 - C
This framework was part of the Diploma thesis titled "Architectures and Implementations of the Neural Network LeNet-5 in FPGAs". The main goal of this thesis was to create a LeNet-5 implementation in an FPGA development board, but also form a reusable framework/workflow which can be modified to model and develop other Neural Networks as well.
-
Updated
Feb 6, 2024 - C
Improve this page
Add a description, image, and links to the zynq topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the zynq topic, visit your repo's landing page and select "manage topics."