Plugins for Yosys developed as part of the F4PGA project.
-
Updated
May 14, 2024 - Verilog
Plugins for Yosys developed as part of the F4PGA project.
A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
Yosys passes to syntheize to NaN gates (à la https://tom7.org/nand/)
A design space exploration tool for approximate circuits
Add a description, image, and links to the yosys-plugin topic page so that developers can more easily learn about it.
To associate your repository with the yosys-plugin topic, visit your repo's landing page and select "manage topics."