xilinx-zynq
Here are 38 public repositories matching this topic...
📻 Using Software Designed Radio to transmit & receive FM signal
-
Updated
Apr 2, 2018 - MATLAB
Docker image generation for generic Petalinux
-
Updated
Jul 31, 2023 - Dockerfile
Design of High-Level Synthesis of Xilinx FFT IP core via FFT library
-
Updated
Jul 17, 2023 - Tcl
Docker image generation for Xilinx Petalinux Tools and Vivado
-
Updated
Oct 31, 2023 - Dockerfile
Visual System Integrator - Accelerate your embedded development
-
Updated
Jun 18, 2018 - Python
SOC of two_stream action recognition on ZCU102
-
Updated
Dec 7, 2020 - Jupyter Notebook
This is a design for the test of AXI_HP on PYNQ-Z1 (as well as Z2, maybe)
-
Updated
Feb 21, 2020 - Tcl
Direct digital frequency synthesizer in Verilog and VHDL.
-
Updated
Nov 7, 2020 - VHDL
Implementation of Jacobi method in a co-processing architecture Hw/Sw using FPGA (Field Programmable Gate Array) ZYBO Zynq-7000 Development Board for Co-Project Hw/Sw course.
-
Updated
Jul 21, 2018 - VHDL
Low-Precision Neural Networks for Classification on PYNQ with FINN
-
Updated
Jun 18, 2022 - Python
Embedded library for the on-board ESP32 on the RealDigital Blackboard
-
Updated
Dec 25, 2020 - C
IIR Filter for audio application
-
Updated
May 28, 2019 - VHDL
Inference Design, Behavioral simulations, and Hardware Implementation.
-
Updated
May 26, 2021 - Verilog
ILI9488 TFT SPI display library for Xilinx SoC and FPGA
-
Updated
Jun 9, 2024 - C
Master thesis project - Comparing a FM Radio implementation in VHDL versus high-level synthesis (HLS).
-
Updated
Sep 30, 2021 - VHDL
Improve this page
Add a description, image, and links to the xilinx-zynq topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the xilinx-zynq topic, visit your repo's landing page and select "manage topics."