Must-have verilog systemverilog modules
-
Updated
Jul 6, 2024 - Verilog
Must-have verilog systemverilog modules
Serial communacation (USART) on the ATMega 2560 using C++ classes
FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol
300 baud 8N1 UART transmitter with limited character set (0x40..0x5F) loading as ASIC design
Basys 3 UART Tx for COMPE470L class
Keyboard Scanner, UART Tx -(nandland.com), Sipo_Reg, Switch Debounce(counter), Linear Feedback Shift Register, DiceGame(2 player,win on eqauality).
Dynamixel xl320 support for ESP boards with micropython.
esp8266
Design of Universal Asynchronous Receiver Transmitter Interface using verilog HDL
verilog-uart
Add a description, image, and links to the uart-tx topic page so that developers can more easily learn about it.
To associate your repository with the uart-tx topic, visit your repo's landing page and select "manage topics."