This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)IP worked on in the VSD Online Internship.
-
Updated
Oct 18, 2021 - SourcePawn
This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)IP worked on in the VSD Online Internship.
Add a description, image, and links to the frequency-divider topic page so that developers can more easily learn about it.
To associate your repository with the frequency-divider topic, visit your repo's landing page and select "manage topics."