Repository with SystemVerilog modules developed in the CADEMICS SV for design and verification course by SBMicro and Cadence Design Systems
-
Updated
Apr 12, 2024 - SystemVerilog
Repository with SystemVerilog modules developed in the CADEMICS SV for design and verification course by SBMicro and Cadence Design Systems
Add a description, image, and links to the digital-ic-design topic page so that developers can more easily learn about it.
To associate your repository with the digital-ic-design topic, visit your repo's landing page and select "manage topics."