Skip to content
View kevin861222's full-sized avatar
๐Ÿ˜€
Focusing
๐Ÿ˜€
Focusing

Block or report kevin861222

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
kevin861222/README.md

Typing SVG

Github State Top Language
Anurag's GitHub stats Top Langs

ๆˆ‘ๆ˜ฏ็Ž‹่ชž๏ผŒไบค้€šๅคงๅญธ็ ”็ฉถ็”Ÿ๏ผŒๆˆ‘็š„ๅฐˆ้•ทๆ˜ฏๆ•ธไฝ้›ป่ทฏ่จญ่จˆ๏ผŒๅ…ทๅ‚™้ซ˜็†Ÿ็ทดๅบฆ็š„ Verilog ่ˆ‡ Python ใ€‚

็›ฎๅ‰้–‹ๆบไบ†ไธ€ไบ›ๅฐˆๆกˆไฝœ็‚บๅญธ็ฟ’ๆ•ธไฝ้›ป่ทฏ็š„ๅ€Ÿ้ก๏ผŒไปฅไธ‹ๆ˜ฏๆˆ‘่‡ช่ฑช็š„ไฝœๅ“๏ผš

Popular repositories Loading

  1. NYCU-ICLAB-2024-Spring NYCU-ICLAB-2024-Spring Public

    ่ถ…่ฉณ็ดฐ ICLAB 2024 Spring ไฟฎ่ชฒๅฟƒๅพ— & ไฟฎ่ชฒๆŒ‡ๅ—๏ผŒๅซ่ณ‡ๆบๆ•ด็†

    Verilog 17 4

  2. SDRAM_controller SDRAM_controller Public

    SDRAM controller

    Verilog 3

  3. 112_SOC_final_project 112_SOC_final_project Public

    Forked from pocper/112_SOC_final_project

    soc lab final project

    Verilog 3 1

  4. SOC_FIR-AXI SOC_FIR-AXI Public

    FIR IP with AXI-Lite & AXI_stream

    Verilog 1

  5. general-purpose-4x4-TPU general-purpose-4x4-TPU Public

    A simplified 4X4 TPU

    Verilog 1

  6. AAML-final-project AAML-final-project Public

    Forked from google/CFU-Playground

    Verilog 1