Skip to content
View timksf's full-sized avatar
  • TU Darmstadt
  • Germany

Block or report timksf

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Design circuit boards with code! ✨ Get software-like design reuse 🚀, validation, version control and collaboration in hardware; starting with electronics ⚡️

Python 1,935 111 Updated Nov 4, 2024

FPGA based WiFi Intrusion detection system

C 12 Updated Oct 13, 2024

Embedded graphics library to create beautiful UIs for any MCU, MPU and display type.

C 16,593 3,248 Updated Nov 4, 2024

Image Signal Processor

Python 1,106 400 Updated Feb 1, 2023

An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。

Verilog 261 81 Updated May 21, 2024

Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)

Verilog 53 7 Updated Sep 13, 2024

LiteX based M2 SDR FPGA board.

C 60 7 Updated Nov 4, 2024

Implementation for MatMul-free LM.

Python 2,918 183 Updated Sep 19, 2024

μLA: Micro Logic Analyzer for RP2040

Rust 745 60 Updated Oct 26, 2024

Use ESP32 to display OV7670 camera images on an ILI9341 TFT display, 320x240 RGB565 @ 25 FPS

C++ 39 4 Updated Jun 17, 2019

Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns

SourcePawn 62 14 Updated May 2, 2021

JPEG decoder & encoder

C 10 6 Updated Dec 18, 2020

File formats

934 67 Updated May 9, 2023

The hardware implementation of UDP in Bluespec SystemVerilog

Bluespec 6 3 Updated Jun 3, 2024

Master-thesis-final

Verilog 17 2 Updated Oct 9, 2023

WaveDriomGen is a GUI digital waveform tool based on WaveDrom, you can draw quickly in WaveDromGen

Python 4 1 Updated Jan 7, 2024

Gate-level visualization generator for SKY130-based chip designs.

Python 20 2 Updated Jul 22, 2021

Open-source high-performance RISC-V processor

Scala 4,823 657 Updated Nov 4, 2024

Website for the OpenROAD tutorial held at the MICRO 2022 conference

Verilog 25 8 Updated Oct 6, 2022

130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design

HTML 401 63 Updated Nov 3, 2024

Under development open hardware microwave vector network analyzer

HTML 184 33 Updated Dec 31, 2023

Over-engineered SDR development board

VHDL 34 5 Updated Nov 1, 2024

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Verilog 374 189 Updated Jan 29, 2023

PYNQ-Z1 + AD936X openwifi capable SDR platform

79 16 Updated Nov 19, 2022

Repository for the rp2040_pmod board from controlpaths devices.

18 1 Updated Jan 2, 2024

The next generation of OpenLane, rewritten from scratch with a modular architecture

Python 206 38 Updated Nov 3, 2024

RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

Verilog 40 3 Updated Nov 16, 2023

Track Length Calculator

Python 22 6 Updated Apr 9, 2024

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 564 145 Updated May 26, 2023

You like pytorch? You like micrograd? You love tinygrad! ❤️

Python 26,738 2,966 Updated Nov 4, 2024
Next