Popular repositories Loading

1. LF-Building-a-RISC-V-CPU-Core LF-Building-a-RISC-V-CPU-Core Public

   TL-Verilog 311 170

2. warp-v warp-v Public

   WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.

   TL-Verilog 225 56

3. RISC-V_MYTH_Workshop RISC-V_MYTH_Workshop Public template

   Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop

   TL-Verilog 75 31

4. makerchip_examples makerchip_examples Public

   TL-Verilog 15 8

5. MYTH_Workshop_Assignments MYTH_Workshop_Assignments Public template

   Starting-point template for students in the Microprocessor for You in Thirty Hours Workshop

   9 7

6. LF-Building-a-RISC-V-CPU-Core-Course LF-Building-a-RISC-V-CPU-Core-Course Public

   The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.

   Python 6