Skip to content
View rafaelcalcada's full-sized avatar
Block or Report

Block or report rafaelcalcada

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. riscv-steel/riscv-steel riscv-steel/riscv-steel Public

    Free collection of hardware modules written in Verilog for FPGAs and embedded systems.

    Verilog 123 17

  2. aigbdd aigbdd Public

    Checks the equivalence between AIGs using BDDs

    C++ 4