Skip to content
View krasin's full-sized avatar

Block or report krasin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
12 stars written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,079 749 Updated Jun 27, 2024

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 808 148 Updated Oct 22, 2023

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Verilog 473 66 Updated Oct 2, 2024

Generic FPGA SDRAM controller, originally made for AS4C4M16SA

Verilog 78 11 Updated Sep 7, 2020

MIPI CSI-2 + MIPI CCS Demo

Verilog 65 21 Updated May 27, 2021

A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions.

Verilog 56 13 Updated Dec 1, 2022

TinyTapeout-01 submission repo

Verilog 29 7 Updated Nov 28, 2022

Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools

Verilog 21 2 Updated Oct 8, 2016

SSCS Chipathon 2022 project - DC-DC converter for space - AC3E/Valparaiso/Chile

Verilog 6 3 Updated Jan 18, 2023
Verilog 5 1 Updated Jan 11, 2024

Efabless Open MPW4 Shuttle OPAMP Submission

Verilog 1 Updated Dec 31, 2021