BS EE grad student with focus: digital/VLSI.
Interests: automated testing, digital design, HDL, ASIC, Verilog, Systemverilog, Cadence Virtuoso, Python
- Portland, Oregon, U.S.A.
Block or Report
Block or report jblasch
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuse