Skip to content
View infini8-13's full-sized avatar
🚲
In the Flow
🚲
In the Flow
31 followers · 94 following

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor
Block or Report

Block or report infini8-13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@mit-han-lab
MIT HAN Lab mit-han-lab
Efficient AI Computing. PI: Song Han

MIT

@hlslibs
HLSLibs hlslibs
Open-Source High-Level Synthesis IP Libraries
@diwu1990
Di Wu (Dee Woo) diwu1990
Assistant Professor at UCF ECE

University of Central Florida

@open-neuromorphic
Open Neuromorphic open-neuromorphic
Neuromorphic Computing and Engineering Community
@UCLA-VAST
UCLA VAST Lab UCLA-VAST

Los Angeles, CA, U.S.

@govardhnn
Govardhan govardhnn

InCore Semiconductors

@sarabjeetsingh007
Sarabjeet Singh sarabjeetsingh007
PhD Student, University of Utah
@biswabandan
Biswabandan Panda biswabandan
@riscv-boom
BOOM: The Berkeley Out-of-Order RISC-V Processor riscv-boom

Berkeley, CA

@SideChannelMarvels
Side-Channel Marvels SideChannelMarvels
SCA-related projects
@bespoke-silicon-group
Bespoke Silicon Group bespoke-silicon-group
Accelerating productive, PPA-optimal HW Design
@kssuraaj28
Suraaj K S kssuraaj28
PhD student @ Cornell CS

India

@Accelergy-Project
Accelergy Project Accelergy-Project
@Intelligent-Computing-Lab-Yale
Intelligent Computing Lab at Yale University Intelligent-Computing-Lab-Yale
@vlsi-nanocomputing
VLSI Lab - Politecnico di Torino vlsi-nanocomputing
The VLSI group provides expertise in the field of emerging technologies, EDA and simulation tools, as well as the development of logic-in-memory architectures.

Italy

@rivosinc
Rivos Inc. rivosinc
@rajesh-s
Rajesh Shashi Kumar rajesh-s
Contributions from my personal addresses are my own and not on behalf of my employer.
@aolofsson
Andreas Olofsson aolofsson
Reducing the barrier to silicon at Zero ASIC. Formerly @ DARPA, Adapteva, Analog Devices, Texas Instruments.

Zero ASIC Corporation Cambridge, MA, USA

@VLSIDA
VLSI Design & Automation Group VLSIDA
UC Santa Cruz VLSI Design and Automation research lab

Santa Cruz, CA

@tenstorrent
Tenstorrent Inc. tenstorrent
@esl-epfl
Embedded Systems Lab (ESL) - EPFL esl-epfl
Embedded Systems Laboratory (ESL) at École Polytechnique Fédérale de Lausanne (EPFL)

EPFL, Lausanne, Switzerland

@Anish-Saxena
Anish Saxena Anish-Saxena
CS PhD student at Georgia Tech. Interested in computer architecture, systems, and security.
@bgergely0
Gergely Bálint bgergely0

Budapest, Hungary

@masc-ucsc
Micro Architecture at Santa Cruz (MASC) masc-ucsc

UC Santa Cruz

@arjunmenonv
Arjun Menon Vadakkeveedu arjunmenonv
UG Senior, Electrical Engineering at IITM. My interests are in Computer Architecture & Digital VLSI. I also enjoy playing with Analog, DSP and Deep Learning.

Chennai, India

@asyncvlsi
Yale Asynchronous VLSI and Architecture Group asyncvlsi
Research group led by Rajit Manohar working on asynchronous digital circuits and systems
@sharc-lab
Sharc-Lab sharc-lab
Software/hardware Co-design Lab at Georgia Tech

Georgia

@remzi-arpacidusseau
Remzi Arpaci-Dusseau remzi-arpacidusseau
Remzi Arpaci-Dusseau is a full professor in the Computer Sciences department at the University of Wisconsin-Madison.

University of Wisconsin-Madison Madison, WI

@CoffeeBeforeArch
Nick CoffeeBeforeArch
Performance engineer that's always happy to answer questions!

Sunnyvale

@UCSBarchlab
UCSBarchlab
@scalesim-project
SCALE-Sim Project scalesim-project
@umd-memsys
University of Maryland Memory-Systems Research umd-memsys
University of Maryland Memory-Systems Research
@projf
Project F projf
FPGA and RISC-V Development
@raulbehl
raulbehl
Computer Architecture Enthusiast, Verilog & Assembly level programmer
@chipsalliance
CHIPS Alliance chipsalliance
Common Hardware for Interfaces, Processors and Systems
@mit-plv
Programming Languages and Verification Group at MIT CSAIL mit-plv

MIT CSAIL, Building 32–G8

@rapidsai
RAPIDS rapidsai
Open GPU Data Science
@gthparch
High Performance Architecture Lab at GT gthparch
We focus on research which enables high-performance and energy-efficient computing from microarchitectures to compilers.
@pawks
Pawan Kumar Sanjaya pawks

University of Toronto

@doonny
Dong Wang doonny
Prof. at The Heterogeneous Computing Lab of Beijing Jiaotong University

Beijing Jiaotong University Beijing, China

@suyashmahar
Suyash Mahar suyashmahar
PhD Student @NVSL.

La Jolla

@TrustworthyComputing
TrustworthyComputing
@pmem
Persistent Memory Programming pmem
Libraries and Examples for Persistent Memory Programming
@avashist003
Abhishek Vashist avashist003

Rochester Institute of Technology Rochester, NY, USA

@scarv
SCARV scarv
a side-channel hardened RISC-V platform
@fengbintu
Fengbin Tu fengbintu
I'm an Assistant Professor at HKUST, with PhD degree from Tsinghua University. My research interests include AI Chip and Computing-In-Memory.

HKUST Hong Kong, China

@Systems-ShiftLab
Systems Research at ShiftLab Systems-ShiftLab

University of Virginia

@Wren6991
Luke Wren Wren6991
Interests: C, Verilog, Python Dislikes: C, Verilog, Python

Cambridge, UK

@PolyArch
PolyArch PolyArch
PolyArch Research Group
@mattvenn
matt venn mattvenn
Engineer and Science Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member.

Valencia, Spain