FPGA Image Process, Connected Component Analysis-Labeling
This repository contains some verilog codes for Image Process, like image filtering, image smoothing, edge detecting, binary image erosion, dilation, RGB to HSI convertion and Connected Component Analysis-Labeling. The codes are detail commented, read the comments and you will know how to use it.
The Connected Component Analysis-Labeling algorithm here is a FPGA based parallel, pipelined, real time Algorithm. It only need to buffer one line of image data, no DDR needed.
I have writen two articles about these codes, it's in 中文，but google translate is goood enough.
"CCAL.py" is the source code of the Connected Component Labeling algorithm animation that I made:
"FPGA Ethernet Mac.py" is a FPGA MAC and a simple GUI written in python use MyHDL. It can run on ALINX黑金 AX516 Dev Board. PC can receive Raw Video transmited from FPGA through GBE.
My Photo Album: www.eyeem.com/becomequantum
Email: [email protected]
My PayPal: [email protected]
Wechat:
