Skip to content
View iceshy's full-sized avatar

Block or report iceshy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. libuvc-for-vs2017 libuvc-for-vs2017 Public

    C 1 1

  2. Xilinx-Unprotect Xilinx-Unprotect Public

    Forked from merlinepedra/Xilinx-Unprotect

    Python 1

  3. zc702_dpu140_trd zc702_dpu140_trd Public

    Forked from maxpark/zc702_dpu140_trd

    TRD of DPU v1.4.0 @ Xilinx zc702 board

    Verilog

  4. Kryon Kryon Public

    Forked from DavisLiao/Kryon

    FPGA,Verilog,Python

    Verilog

  5. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    Scala

  6. edalize edalize Public

    Forked from olofk/edalize

    An abstraction library for interfacing EDA tools

    Python