A tunneled flooding traffic detection system.

In-browser Markdown editor

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核

This repository contains the artifacts for the paper "Terrapin Attack: Breaking SSH Channel Integrity By Sequence Number Manipulation".

阿里云盘命令行客户端，支持JavaScript插件，支持同步备份功能。

📄 Awesome CV is LaTeX template for your outstanding job application

An Efficient Design of Intelligent Network Data Plane

IPID Hash Collision TCP Side Channel Attack

Reduce false-positive alarms via voxel based point cloud analysis.

10x faster matrix and vector operations

Hashed Lookup Table based Matrix Multiplication (halutmatmul) - Stella Nera accelerator

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

Minimal implementation of clipped objective Proximal Policy Optimization (PPO) in PyTorch

Do Switches Dream of Machine Learning?, HotNets 2019

PcapPlusPlus is a multiplatform C++ library for capturing, parsing and crafting of network packets. It is designed to be efficient, powerful and easy to use. It provides C++ wrappers for the most p…

RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance

3D Bin Packing improvements based on https://github.com/enzoruiz/3dbinpacking

A python library for 3D Bin Packing

cuML - RAPIDS Machine Learning Library

Flow Interaction Graph based attack traffic detection system.

🎓 无需编写任何代码即可轻松创建漂亮的学术网站 Easily create a beautiful academic résumé or educational website using Hugo and GitHub. No code.

Simple C++ KD-Tree implementation

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

Realtime Robust Malicious Traffic Detection via Frequency Domain Analysis

Verilog Ethernet components for FPGA implementation

DPDK based packet generator

A facebook bot to scrap, post, spam and more without the facebook API

CSRF Scanner