![vim logo](https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/vim/vim.png)
Highlights
- Pro
Block or Report
Block or report fatihgulakar
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseLists (13)
Sort Name ascending (A-Z)
Language
Sort by: Recently starred
Starred repositories
Fork of upstream onnxruntime focused on supporting risc-v accelerators
Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.
The official repository for the gem5 computer-system architecture simulator.
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
A multithreaded Minecraft server built for redstone.
Performance instrumentation and tracing for Android, Linux and Chrome (read-only mirror of https://android.googlesource.com/platform/external/perfetto/)
SonicBOOM: The Berkeley Out-of-Order Machine
Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and evaluation of new memory system designs (e.g., new DRAM stan…
[HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
The book "Performance Analysis and Tuning on Modern CPU"
This is an online course where you can learn and master the skill of low-level performance analysis and tuning.
A behavioural cache model for analysing the cache behaviour under side-channel attack.
Spike with a coherence supported cache model
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
An annotated implementation of the Transformer paper.
EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
Open-source high-performance RISC-V processor
Inter Process Communication (IPC) between Python and Cadence Virtuoso
A seamless python to Cadence Virtuoso Skill interface
Compilation of high-profile real-world examples of failed machine learning projects
Development repository for the Triton language and compiler