Skip to content
View apinas's full-sized avatar
💭
focusing
💭
focusing

Block or report apinas

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Master programming by recreating your favorite technologies from scratch.

Markdown 303,023 28,428 Updated Sep 3, 2024

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 3,826 647 Updated Sep 20, 2024

Bootlin embedded Linux and kernel training materials

TeX 604 179 Updated Oct 2, 2024

Kria Vitis platforms and overlays

SystemVerilog 86 41 Updated Jul 3, 2024

Scripts to build a trimmed-down Windows 11 image.

PowerShell 9,336 817 Updated Jul 20, 2024

The official Xilinx u-boot repository

C 592 785 Updated Jul 30, 2024

A Tutorial how to get started with Linux Kernel Modules and Linux Drivers.

C 745 218 Updated Jul 15, 2024

Laboratorio de Arquitectura de Ordenadores.Procesador RISC-V de 32 bits

Assembly 60 22 Updated Jun 26, 2024

Notas técnicas sobre FPGAs libres

Python 49 13 Updated Oct 3, 2024

Vitis_Accel_Examples

Makefile 502 206 Updated Sep 9, 2024

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 768 195 Updated Apr 15, 2020