Skip to content
View YukunXue's full-sized avatar
  • PKU
  • 19:36 (UTC -12:00)

Block or report YukunXue

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. E203_SOC_G2 E203_SOC_G2 Public

    We run the E203 based on Genesys2 ,and add some additional IP to develop a powerful system

    Verilog 5 2

  2. C906_Gensys2 C906_Gensys2 Public

    Verilog 2 1

  3. Simple_RISC-V_5Stage Simple_RISC-V_5Stage Public

    简单的riscv五级流水线处理器,解决了常见的数据冒险和控制冒险

    SystemVerilog 2

  4. TPU_systolic_array TPU_systolic_array Public

    Convolution accelerated by systolic array

    Verilog 2

  5. CNN_accelerator CNN_accelerator Public

    Convolutional parallel accelerators deployed in FPGA(面向硬件的卷积加速器)

    C 2

  6. XiangShan XiangShan Public

    Forked from OpenXiangShan/XiangShan

    Open-source high-performance RISC-V processor

    Scala 2