- Shanghai
-
16:36
(UTC -12:00)
Block or Report
Block or report WilsonChen003
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseLists (1)
Sort Name ascending (A-Z)
Stars
Language
Sort by: Recently starred
HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and t…
Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.
Andes Vector Extension support added to riscv-dv
GPGPU microprocessor architecture
IC implementation of Systolic Array for TPU
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
jc70100322 / basic_verilog
Forked from pConst/basic_verilogMust-have verilog systemverilog modules