Skip to content
View WilsonChen003's full-sized avatar
  • Shanghai
  • 16:36 (UTC -12:00)
Block or Report

Block or report WilsonChen003

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
Showing results

HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and t…

Python 16 11 Updated May 22, 2024

Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework

Python 364 47 Updated Jun 3, 2024

Python-based hardware modeling framework

Python 235 83 Updated Oct 27, 2019

IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.

Python 153 33 Updated Aug 2, 2024

Hardware Description Languages

925 93 Updated May 22, 2024

Andes Vector Extension support added to riscv-dv

SystemVerilog 13 2 Updated May 29, 2020

GPGPU microprocessor architecture

C 1 Updated Sep 11, 2022

RISC-V Zve32x Vector Coprocessor

Assembly 152 45 Updated Dec 2, 2023

IC implementation of Systolic Array for TPU

Verilog 126 22 Updated Mar 4, 2024

Verilog parser, preprocessor, and related tools for the Verilog-Perl package

Perl 113 32 Updated Jan 23, 2024

Must-have verilog systemverilog modules

Verilog 1 1 Updated Feb 20, 2022