an IC engineer with 22+ years on GPU & SOC.
Interested on IP/ASIC/SOC arch & design & verification & flow
- Shanghai
-
14:03
(UTC -12:00)
Block or Report
Block or report WilsonChen003
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
automatic-verilog
automatic-verilog PublicForked from feifan1996/automatic-verilog
automatic-verilog based on vimscript
Vim Script 2
-
basic_verilog
basic_verilog PublicForked from jc70100322/basic_verilog
Must-have verilog systemverilog modules
Verilog 1
-
NyuziProcessor
NyuziProcessor PublicForked from jbush001/NyuziProcessor
GPGPU microprocessor architecture
C 1
-
kactus2dev
kactus2dev PublicForked from kactus2/kactus2dev
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
C++
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.