Skip to content

Issues: SpinalHDL/NaxRiscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
41 Open 69 Closed
41 Open 69 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Use IDEA build NaxRiscv occurs error
#3 opened Mar 9, 2022 by djcmaster123 updated Mar 10, 2022
5
Why do I need to call the create method when using NaxParameter[T].
#5 opened Apr 7, 2022 by dreamflyings updated Apr 12, 2022
7
[ help ] ExecuteUnitDemo and custom operator
#6 opened Apr 12, 2022 by dreamflyings updated Apr 23, 2022
3
[help] java 18 support
#8 opened Jun 24, 2022 by openRV updated Jun 24, 2022
1
Different behavior compared to spike when accessing an invalid address
#12 opened Sep 23, 2022 by mmxsrup updated Sep 24, 2022
3
Cannot synthesize in Vivado
#19 opened Jan 13, 2023 by ducdracaena updated Jan 16, 2023
3
Linux dts/dtb instructions
#20 opened Feb 2, 2023 by AEW2015 updated Feb 3, 2023
5
Maximum supported frequency of riscv
#21 opened Feb 12, 2023 by ducdracaena updated Feb 14, 2023
2
NaxRiscv Extensions
#22 opened Feb 23, 2023 by YiminGao0113 updated Feb 24, 2023
1
How to change to write through DCache and invalidate from NOC
#24 opened Mar 12, 2023 by franktaTian updated Mar 12, 2023
2
How to start GUI
#26 opened Mar 16, 2023 by franktaTian updated Mar 27, 2023
9
How to add CFU like interface?
#25 opened Mar 12, 2023 by franktaTian updated Apr 5, 2023
13
Memory address level traces
#35 opened Jun 23, 2023 by Pavitra07 updated Jun 23, 2023
1
Some Riscv-Tests Can't Pass
#39 opened Jul 10, 2023 by xie-1399 updated Jul 11, 2023
3
Performance counters and custom opensbi
#40 opened Jul 25, 2023 by denishoornaert updated Aug 9, 2023
7
Whole Soc Component like the Vexriscv
#51 opened Oct 17, 2023 by xie-1399 updated Oct 25, 2023
6
compiling code with updated codes
#55 opened Oct 26, 2023 by SoCScholar updated Oct 31, 2023
16
integrating both L2 cache miss counter and throttle
#58 opened Oct 29, 2023 by SoCScholar updated Nov 6, 2023
39
json2dts issue
#65 opened Nov 9, 2023 by Renemiess updated Nov 9, 2023
threshold of maxiumum count of Naxcore that can be possible to simulate ?
#62 opened Nov 6, 2023 by SoCScholar updated Nov 10, 2023
3
naxriscv boot on tang_primer 20k
#64 opened Nov 9, 2023 by 54o8 updated Nov 25, 2023
16
Failing to reproduce the NaxRiscv/Debian setup
#69 opened Nov 15, 2023 by newinnovations updated Dec 15, 2023
25
Mark framebuffer as non-cacheable
#74 opened Jan 11, 2024 by egorxe updated Jan 12, 2024
5
NaxRiscv running custom test cases prompts FAILURE ???
#72 opened Jan 3, 2024 by LMiaoH updated Jan 17, 2024
9
Default branch direction prediction should be TAKEN (currently NOT TAKEN)
#79 opened Jan 30, 2024 by ronan-lashermes updated Jan 30, 2024
1
ProTip! What’s not been updated in a month: updated:<2024-07-16.