Skip to content
View Pa1mantri's full-sized avatar
Block or Report

Block or report Pa1mantri

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. VSDMemSOC VSDMemSOC Public

    VSDMemSOC Implementation flow:: RTL2GDSII

    Verilog 1

  2. tt07_cdc_fifo tt07_cdc_fifo Public

    "Clock Domain Crossing FIFO" Tapedout using TInytapeout(tt07) shuttle

    SystemVerilog 2

  3. TCL_Workshop TCL_Workshop Public

    5-Day TCL begginer to advanced workshop by VSD

    Verilog 1

  4. RISC-V_HDP RISC-V_HDP Public

    Design of a Customizable RISC-V SoC for Clapswitch Application

    Verilog 1