Kanj et al., 2008 - Google Patents
Design considerations for PD/SOI SRAM: Impact of gate leakage and threshold voltage variationKanj et al., 2008
- Document ID
- 7919943376084902153
- Author
- Kanj R
- Joshi R
- Sivagnaname J
- Kuang J
- Acharyya D
- Nguyen T
- Nassif S
- Publication year
- Publication venue
- IEEE transactions on semiconductor manufacturing
External Links
Snippet
We present a critical study of the impact of gate tunneling currents on the yield of 65-nm partially depleted/silicon-on-insulator (PD/SOI) SRAM designs. A new gate leakage monitor structure is developed to obtain device-specific gate leakage characteristics of the SRAM …
- 238000000034 method 0 abstract description 26
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C2029/5002—Characteristic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Chakravarty et al. | Introduction to IDDQ testing | |
JP3811649B2 (en) | System and method for product yield prediction using a logical characterization vehicle | |
Singh et al. | Dynamic nbti management using a 45 nm multi-degradation sensor | |
Sachdev et al. | Defect-oriented testing for nano-metric CMOS VLSI circuits | |
CN106291324A (en) | On a kind of sheet being applicable to high speed integrated circuit, differential delay is measured system and reclaims integrated circuit recognition methods | |
Bhushan et al. | CMOS test and evaluation | |
Neuberger et al. | Protecting chips against hold time violations due to variability | |
Nikolic et al. | Technology variability from a design perspective | |
Fischer et al. | Analysis of read current and write trip voltage variability from a 1-MB SRAM test structure | |
Kraak et al. | Parametric and functional degradation analysis of complete 14-nm FinFET SRAM | |
Chan et al. | Tunable sensors for process-aware voltage scaling | |
Keane et al. | An array-based test circuit for fully automated gate dielectric breakdown characterization | |
de Gyvez et al. | Integrated circuit manufacturability: the art of process and design integration | |
Wang et al. | A zero-cost detection approach for recycled ics using scan architecture | |
Kanj et al. | Design considerations for PD/SOI SRAM: Impact of gate leakage and threshold voltage variation | |
Weckx et al. | Characterization and simulation methodology for time-dependent variability in advanced technologies | |
Lackey et al. | Designing mega-ASICs in nanogate technologies | |
Merino et al. | Alternate characterization technique for static random‐access memory static noise margin determination | |
Cacho et al. | BTI induced dispersion: Challenges and opportunities for SRAM bit cell optimization | |
CN106249034A (en) | Voltage drop alarm on a kind of sheet adjusting system for working in coordination with dynamic voltage frequency | |
Maddela et al. | Comparative Analysis of Open and Short Defects in Embedded SRAM Using Parasitic Extraction Method for Deep Submicron Technology | |
Kanj et al. | Gate leakage effects on yield and design considerations of PD/SOI SRAM designs | |
Ness et al. | Improving nanoelectronic designs using a statistical approach to identify key parameters in circuit level SEU simulations | |
Chellappa et al. | In-situ characterization and extraction of SRAM variability | |
Ouyang et al. | Yield learning methodology in early technology development |