Arts et al., 2015 - Google Patents

QPACE 2 and domain decomposition on the Intel Xeon Phi

Arts et al., 2015

View PDF
Document ID
4513110693411346840
Author
Arts P
Bloch J
Georg P
Glaessle B
Heybrock S
Komatsubara Y
Lohmayer R
Mages S
Mendl B
Meyer N
Parcianello A
Pleiter D
Rappl F
Rossi M
Solbrig S
Tecchiolli G
Wettig T
Zanier G
Publication year
Publication venue
arXiv preprint arXiv:1502.04025

External Links

Snippet

We give an overview of QPACE 2, which is a custom-designed supercomputer based on Intel Xeon Phi processors, developed in a collaboration of Regensburg University and Eurotech. We give some general recommendations for how to write high-performance code …
Continue reading at arxiv.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5094—Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Arts et al. QPACE 2 and domain decomposition on the Intel Xeon Phi
Shantharama et al. Hardware-accelerated platforms and infrastructures for network functions: A survey of enabling technologies and research studies
Rajovic et al. The Mont-Blanc prototype: an alternative approach for HPC systems
Liao et al. MilkyWay-2 supercomputer: system and application
Chai et al. Understanding the impact of multi-core architecture in cluster computing: A case study with intel dual-core system
Rauber et al. Parallel programming
Egawa et al. Potential of a modern vector supercomputer for practical applications: performance evaluation of SX-ACE
Gao et al. Performance and power analysis of high-density multi-GPGPU architectures: A preliminary case study
Kandalla et al. High-performance and scalable non-blocking all-to-all with collective offload on InfiniBand clusters: a study with parallel 3D FFT
Iannone et al. MARCONI-FUSION: The new high performance computing facility for European nuclear fusion modelling
RU2635896C1 (en) High-performance computer platform based on processors with heterogeneous architecture
Li et al. Hyperscale FPGA-as-a-service architecture for large-scale distributed graph neural network
Parker et al. Early evaluation of the Cray XC40 Xeon Phi system ‘theta’at argonne
Yoshida et al. Sparc64 XIfx: Fujitsu's next-generation processor for high-performance computing
Semin et al. The performance characterization of the RSC PetaStream Module
Didelot et al. Improving MPI communication overlap with collaborative polling
Bauer et al. Noctua2 Supercomputer
Cabrera et al. Analytical modeling of the energy consumption for the high performance linpack
Vishnu et al. Designing energy efficient communication runtime systems for data centric programming models
Belletti et al. QCD on the cell broadband engine
Wang et al. Data motion acceleration: Chaining cross-domain multi accelerators
Ding et al. Evaluating the potential of disaggregated memory systems for HPC applications
Ciżnicki et al. Energy and performance improvements in stencil computations on multi-node HPC systems with different network and communication topologies
Bonati et al. Early experience on running OpenStaPLE on DAVIDE
Koch Roadrunner platform overview