Rodríguez et al., 2010 - Google Patents

Application-specific processor for piecewise linear functions computation

Rodríguez et al., 2010

View PDF
Document ID
4289237238673472966
Author
Rodríguez J
Lifschitz O
Jiménez-Fernández V
Julián P
Agamennoni O
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

This paper presents an application specific processor architecture for the calculation of simplicial piecewise linear functions of up to six dimensions with 24-bit wide input words. The architecture, in particular registers and bus connections, is specifically designed for the …
Continue reading at ri.conicet.gov.ar (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/02—Digital function generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction

Similar Documents

Publication Publication Date Title
Cortés et al. Radix $ r^{k} $ FFTs: Matricial representation and SDC/SDF pipeline implementation
Lee et al. A Gaussian noise generator for hardware-based simulations
De Caro et al. High-performance direct digital frequency synthesizers using piecewise-polynomial approximation
CN112162723B (en) Quantum subtraction operation method, device, electronic device and storage medium
Hajduk Hardware implementation of hyperbolic tangent and sigmoid activation functions
JPH10269280A (en) Method for analyzing circuit
Ashrafi et al. A direct digital frequency synthesizer based on the quasi-linear interpolation method
Rodríguez et al. Application-specific processor for piecewise linear functions computation
Nguyen et al. Design of polynomial NTT and INTT accelerator for post-quantum cryptography CRYSTALS-kyber
Garcia et al. Toward the multiple constant multiplication at minimal hardware cost
Dabal et al. A study on fast pipelined pseudo-random number generator based on chaotic logistic map
Lee et al. Inversion-based hardware gaussian random number generator: A case study of function evaluation via hierarchical segmentation
Bellal et al. Improved affine arithmetic-based precision analysis for polynomial function evaluation
Karabulut et al. Efficient, flexible, and constant-time gaussian sampling hardware for lattice cryptography
Yadav et al. Low power approximate multipliers with truncated carry propagation for LSBs
Caffarena et al. Architectural Synthesis of Fixed‐Point DSP Datapaths Using FPGAs
KR20070038507A (en) System and method for design and implementation of integrated-circuit digital filters
CN115879554B (en) Quantum modulus square operation method and device, electronic device and modulus arithmetic component
Patil et al. VLSI Implementation of FIR Filter for Discrete Wavelet Transform
CN112286490B (en) Hardware architecture and method for loop iteration multiply-add operation
CN115879553B (en) Quantum modulus complete multiplication method and device and modulus arithmetic component
Chen et al. A dynamic non-uniform segmentation method for first-order polynomial function evaluation
CN115879552B (en) Quantum modulus multiplication inverse operation method and device, electronic device and modulus arithmetic component
Gallin et al. Architecture level optimizations for Kummer based HECC on FPGAs
Mirzaee et al. Design and Implementation of an ASIP-Based Crypto Processor for IDEA and SAFER K-64.